$\text{TRF1221}$  RCB  $24$ 



**TRF1121 TRF1221** SLWS170A–APRIL 2005–REVISED DECEMBER 2005

# **Dual VCO/PLL Synthesizer With IF Up-Converter**

## **FEATURES**

- •**Low Phase Noise**
- **Image Reject Upconverter**
- •
- • **On-Chip VCO, Resonator and PLL Only Requires Off-Chip Loop Filter**
- •
- •

## **SPECIFICATIONS**

- • **S-Band LO Frequency Range: – TRF1121: 1500 to 2500 MHz – TRF1221: 1700 to 3600 MHz**
- •**UHF LO Frequency Range: 250 to 350 MHz**
- •**Input Frequency Range: 10 MHz to 70 MHz**
- **S-Band LO Phase Noise Typical 0.5 rms (100 Hz to 1 MHz)**
- • **Output Power Range From –32 dBm to 0 dBm in 1 dB Steps (500-mVpp Diff Input)**
- • **Minimum UHF LO Step Size of 50 kHz For TRF1121 and 62.5 kHz for TRF1221**
- • **Image Rejection: –50 dBc, Typical (20–40 MHz Tx IF Input)**
- •**LO Leakage: –36 dBm, Typical**
- **3rd Order IMD: <sup>&</sup>lt; –60 dBc In Max Gain**

# **DESCRIPTION**

The TRF1121/TRF1221 are VHF-UHF upconverters with integrated UHF and S-band frequency synthesizers for radio applications in the 2GHz to 4 GHz range. The IC performs the first up-conversion and generates the local oscillator (LO) for the second up-conversion. The device uniquely integrates an image reject mixer, IF gain blocks, 5-bit gain control, and two complete phase locked loop (PLL) circuits including: VCOs, resonator circuit, varactors, dividers, and phase detectors.

The TRF1121/TRF1221 are designed to function as part of complete 2.5-GHz and 3.5-GHz radio chipsets, respectively. In the chipset, the transmit chain operates as <sup>a</sup> double up converter from an IF **Dual VCO/PLL For Double Up Conversion <b>F**requency input (typically from a baseband modem's **Architecture** DAC) to an RF output frequency. The TRF1121/ TRF1221 performs the first up conversion from IF signals in the range of 10 MHz to 60 MHz to <sup>a</sup> second IF frequency in the range of 300 MHz to 360 **External S-Band VCO Option** MHz. The radio chipset features sufficient linearity, **5-Bit Transmit Level Control, 32 dB in <sup>1</sup> dB** phase noise, and dynamic range to work in either **Steps** single carrier or multi-carrier, line-of-sight or non-line-of-sight, standard proprietary systems. Due to the modular nature of the chipset, it is ideal for use in systems that employ transmit or receive diversity.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.







This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **BLOCK DIAGRAM**

The detailed block diagram and the pin-out of the ASIC are shown in Figure 1 and Table 1.





SLWS170A–APRIL 2005–REVISED DECEMBER 2005

#### **TERMINAL FUNCTIONS**



(1) Current leakage on the order of 10µA through the capacitor or by any other means from either LF pin can cause false loss of lock signals. The two pullup resistors (R16 and R17) in Figure 23 reduce this sensitivity.



## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)



(1) Thermal resistance is junction-to-ambient assuming thermal pad with nine thermal vias under package metal base. See the recommended PCB layout.

# **ELECTRICAL CHARACTERISTICS**

The characteristics listed in the following tables are at  $V_{CC} = 5 V$ ,  $T_A = 25°C$  (unless otherwise noted)



# **UPCONVERTER CHARACTERISTICS**

Input signal 500 mVpp,  $V_{CC} = 5 V$ , 25°C, IF1 = 26 MHz, IF2 = 325 MHz unless otherwise stated



SLWS170A–APRIL 2005–REVISED DECEMBER 2005

# **SYNTHESIZER #1 (UHF-BAND PLL) CHARACTERISTICS**



# **SYNTHESIZER #2 (S-BAND PLL) CHARACTERISTICS**





SLWS170A–APRIL 2005–REVISED DECEMBER 2005

### **INPUT REFERENCE REQUIREMENTS**

Conditions: Signal BW <sup>=</sup> 6 MHz nom, 15 dB maximum loss IF2 SAW filter. See Figure 19



(1) Note that for source peak-to-peak voltages of less than 4 V and dc-component other than 2.5-V degradation of the close-in phase noise may occur. For oscillators with no dc-component, <sup>a</sup> dc-voltage may be applied using <sup>a</sup> voltage divider (see the schematic) .

#### **AC TIMING, SERIAL BUS INTERFACE**



### **DIGITAL INTERFACE CHARACTERISTICS**

Conditions: Signal BW <sup>=</sup> 6 MHz nom, 15 dB maximum loss IF2 SAW filter. See Figure 19



# **AUXILIARY AND CONTROL**





## **FREQUENCY PLAN**

The TRF1121/TRF1221 allow a variety of frequency plans. Figure 1 illustrates the allowable combinations of first and second IFs. However, due to the fact that the chip features image reject mixers, significant changes in the frequency plan can result in degradation of the image rejection as shown in Figure 2. LO leakage vs LO1 frequency is shown in Figure 3.

In order to maintain maximum image rejection and LO suppression, a recommended frequency plan is TxIF1 = 26 MHz, TxIF2 <sup>=</sup> 325 MHz.



**Figure 1. Potential IF Combinations (TRF1121/1221)**





**Figure 2. . Image Rejection vs IF1, Transmit Chain**



**Figure 3. LO1 Leakage at IF2 Port, Maximum Gain**

ゼシ **TEXAS** INS **TRUMENTS www.ti.com**

# **TRANSMIT LEVEL CONTROL**

The TRF1121 / TRF1221 offer 32 dB of gain control through a five wire parallel bus. When driven with a 500-mVpp differential baseband IF signal, the transmit level can be programmed between –32 dBm and 0 dBm in 1 dB steps.







**Figure 5. Power Level, IMD and LO1 Leakage Variation vs Temperature at Maximum Gain Setting**



SLWS170A–APRIL 2005–REVISED DECEMBER 2005

Figure 4 shows the output power, two-tone imtermodulation level, LO leakage and gain deviation from ideal vs gain state while Figure 5 shows the upconverter gain variation vs temperature.



NOTE: If left unconnected, the GAIN[0], GAIN[1], GAIN[2], GAIN[3], GAIN[4], and TXEN pins rest on logic Low.

**Figure 6. Output Power vs Input Voltage**

#### **INTEGRATED SYNTHESIZERS**

#### **PLL Programming**

Synthesizer #1 (UHF) and synthesizer #2 (S-band) are both integrated in the TRF1121/TRF1221. These two PLLs can be programmed via a 3-wire serial bus (CLK, DATA, and EN) from the baseband processor. The timing specs are given in the AC Timing table.

Synthesizer #2 has <sup>a</sup> step size of 1 MHz, while Synthesizer #1 offers <sup>a</sup> step size of 50 kHz, both assuming an 18-MHz reference frequency. Different reference frequencies yield different step sizes, many of which may be non-integer.

**NOTE:**

If left unconnected, the DATA, CLK and EN pins rest on logic *High*. EN is level sensitive.



**Figure 7. Serial Interface Timing Diagram**



<b>MSB</b>	∟SB Byte 1						<b>MSB</b> Byte 2							LSB	<b>MSB</b> Byte 3						LSB			
<b>Address</b>									Data															
A[7]	A[6]	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]	D[15]	D[14]	D[13]	D[12]	D[11]	D[10]	D[9]	D[8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	
	$\Omega$		0		$\Omega$					Synth #1 N divider							Synth #1 S counter			Synth #1 F counter				
			$\Omega$		$\Omega$				0	Synth #2 N divider							Synth #2 S counter			Synth #2 F counter				
			$\Omega$							0	0				PS		$\Omega$	$\Omega$		$\Omega$		$\Omega$		
											all other addresses reserved for future expansion													

**Figure 8. Serial Interface Data Format**

The first eight bits are the appropriate address for the instruction set and the remaining 16 bits are the instructions. The data is 24 bits long (3 bytes). Byte 1 is the address with A[7] being the MSB and A[0] being the LSB. Byte 2 and 3 program the IC with synthesizer information and PS (Polarity Select Bit) information. D[15] is the MSB and D[8] the LSB. The PS bit selects which edge of the reference is used for frequency comparison. Improved spurious and phase noise is achieved by selecting the edge with the fastest rise or fall time. If  $PS = 1$ the rising edge is used as the reference. If  $PS = 0$ , the falling edge is used.

Figure 7 needs to be sent to the TRF1121 / TRF1221 to fully program the Synthesizers #1 and #2 and the PS bit. Once the synthesizers and the PS bit are fully programmed, the clock signal should be turned off to eliminate any clock-related spurious signals.

The LO1 (UHF oscillator) frequency of oscillation is set by Equation 1:

$$
Fout = REFIN \times \left[8 \times (N+3) - S - \frac{F}{18}\right] / [2 \times M]
$$
\n(1)

where M <sup>=</sup> 10 for TRF1121 and 8 for 1221

The TRF1121/TRF1221 contains two independent S-band VCOs and resonator circuits to provide additional frequency range from one IC, however only one VCO can be enabled at <sup>a</sup> time. These two VCOs are referred to as VCO2A and VCO2B (see the block diagram). The S-band PLL (LO2A or LO2B) frequency of oscillation is set by the following equation:

$$
Fout = REFIN \times \cancel{B} \times (N+3) - S - \frac{F}{18}
$$
 (2)

where F has a range of 0 to 17. Both N and S have ranges that are limited more by the LO range than by their digital count.

SLWS170A–APRIL 2005–REVISED DECEMBER 2005



Both synthesizers have <sup>a</sup> fractional architecture, which allows <sup>a</sup> high comparison frequency relative to the step size. The S-band PLL operates at <sup>a</sup> reference frequency of 18 MHz with <sup>a</sup> minimum phase accumulator frequency of 1 MHz. The UHF PLL operates at <sup>a</sup> 9-MHz reference with <sup>a</sup> minimum phase accumulator frequency of 0.5 MHz. The S-band PLL has <sup>a</sup> step size of 1 MHz and the UHF PLL has <sup>a</sup> step size of 50 kHz (TRF1121) or 62.5 kHz (TRF1221), when using an 18-MHz reference frequency. Different reference frequencies yield different step sizes, many of which are non-integer. If <sup>a</sup> different reference frequency is chosen, the step size is linearly related to the step size for 18 MHz.

Step size <sup>=</sup> step size 18 MHz <sup>x</sup> [REF FREQ / 18 MHz]

In addition to the normal reference spurious signals at the comparison frequency, fractional synthesizers have fractional spurs. The fractional spurs occur at an offset from the LO signal that is dependent on the difference between the LO frequency and integer multiples of the reference frequency. They occur on both sides of the LO carrier. The spur locations can be found by the following process: divide the LO frequency by the reference frequency, take the remainder (fraction to the right of the whole number) and multiply it by the reference frequency. This frequency is the difference between the actual LO frequency and an integer-multiple of the reference frequency. Fractional spurs occur at this frequency and the reference frequency minus this frequency.

The following example best explains the process: if LO2 is set to 2206 MHz and we are using an 18 MHz reference frequency, then 2206/18 is 122.55556. The difference between the LO and 122 <sup>x</sup> 18 MHz is:

 $0.55556 \times 18$  MHz = 10 MHz

The fractional spurs occur at this frequency offset (10 MHz) from LO2 and:

18–10 MHz or 8 MHz offset from LO2.

The fractional spurious level varies with the offset from the LO since the spurs are attenuated by the loop filter response. The larger the offset from the LO, the lower the spur level. In general, spurs at offsets greater than 3 MHz or 4 MHz are below -75 dBc and are not <sup>a</sup> concern. The worst fractional spur levels occur when they are located at 1 MHz offsets from the LO2. (Note: the fractional spurs are offset from the LO2 by 1 MHz when the difference between the LO2 and an integer multiple of the reference frequency is 1 MHz or 17 MHz).

Although both synthesizers have fractional spurs, for most applications the spurious signals from the UHF synthesizer can be ignored because the LO1 spurs are filtered by the IF2 filter and attenuated by frequency dividers that are located after the LO1 generation. In some frequency plans it is possible to offset LO1 and LO2 to avoid worst case fractional spurs (at 1-MHz offsets) on LO2.



#### **VCO Tuning Characteristics**

The TRF1121 / TRF1221 have internal VCOs with the following frequency vs tuning voltage characteristics.







**Figure 10. TRF1121 LO2B Frequency vs LO2BTUN Voltage**

**TRF1121 TRF1221** SLWS170A–APRIL 2005–REVISED DECEMBER 2005





**Figure 11. TRF1121 LO1 Frequency vs LO1TUN Voltage**



**Figure 12. TRF1221 LO2A Frequency vs LO2ATUN Voltage**





**Figure 13. TRF1221 LO2B Frequency vs LO2BTUN Voltage**



**Figure 14. TRF1221 LO1 Frequency vs LO1TUN Voltage**



#### SLWS170A–APRIL 2005–REVISED DECEMBER 2005

#### **Phase Noise**

The TRF1121 / TRF1221 achieve superior phase noise performance with on-chip resonators and varactors. It is designed to meet the phase noise requirements of both single-carrier and multi-carrier systems. Due to the chip architecture, the phase noise and spurious performance of the LO1 PLL is about 15 dB better than the LO2 PLL. The typical phase noise of the TRF1121 and TRF1221 S-band PLL (LO2) with the PLL locked is shown in Figure 15 and Figure 16 respectively. The phase noise plots of the TRF1221 S-band PLL at the min and max range are shown in Figure 20 and Figure 21 respectively. These plots were taken at room temperature and typical voltage conditions.



When designing full duplex radios that employ narrow T to R spacing, one must consider impact of wide-band phase noise since it can degrade Rx sensitivity. (See Application Note TDB). Figure 17 shows typical wide-band composite phase noise performance of the combination of the two integrated PLLs. At 50-MHz offset typical

performance is –145 dBc/Hz.

**W** TEXAS<br>INSTRUMENTS<br>www.ti.com



**Figure 16. TRF1221 Typical Integrated LO2 (S-band) Phase Noise is 0.65 rms (100 Hz to 1 MHz)**



**Figure 17. TRF1121 Typical Wide-Band Composite PLL Phase Noise Profile**



SLWS170A–APRIL 2005–REVISED DECEMBER 2005

Figure 18 shows reference spurs of the S-band (LO2) locked synthesizer and Figure 19 shows the fractional spurs of the same LO at 2-MHz offset from the carrier









**Figure 20. Phase Noise - 2750 MHz**



SLWS170A–APRIL 2005–REVISED DECEMBER 2005



**Figure 21. Phase Noise - 3600 MHz**

For systems that demand tighter phase noise performance than that offered by Texas Instruments internal VCOs, a provision exists for connection of an external VCO. Texas Instruments PLL still locks the VCO to the reference frequency and the ASIC provides an external tuning voltage that drives the VCO.



## **APPLICATION INFORMATION**

A typical application schematic is shown in Figure 23, while <sup>a</sup> mechanical drawing of the package outline (LPCC Quad 7 mm  $\times$  7 mm, 48 pin) is presented in Figure 24.

The recommended PCB layout mask is shown in Figure 25. PCB material recommendations are shown in, Table 1and Figure 22.







Note 1. Top and bottom surface finish: copper flash with 50-70 uin white tin immersion

**Figure 22. PCB Construction and Via Cross Section**













**Figure 24. ASIC Package Outline**



5.50) 0.50 TXYP 0.60 TXTP 0.45/1.77P PIN 1  $\bigoplus$ 1.27 TYP  $\mathbf{\overline{1}}$  $( \ )$ 5.50) 1.27 5/30)<br>1 TYP  $\boxtimes$  $\,$  +  $\,$ <u>DIA 0.38</u> TYP 0.25/XXXX 5/30)<br>7/7



SOLDER MASK: NO SOLDERMASK UNDER CHIP, ON LEAD PADS OR ON GROUND CONNECTIONS.

16 VIA HOLES, EACH 0.38 mm.

DIMENSIONS in mm

**Figure 25. PCB Layout Mask for TRF1121/TRF1221**

# **MECHANICAL DATA**



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. А.

- **B.** This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

 $\bigtriangleup$  The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-220.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:



Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265