查询TS339CS供应商







Absolute Maximum Rating Supply Voltage Vcc +36 or ±18 Vdc Differential Input Voltage 36 Vdc V_{IDR} V_{ICR} Input Common Mode Voltage Range -0.3 to 36 Vdc lin Input Current (note 2) 50 mΑ Output Short Circuit to Ground Continuous lsc Output Sink Current (note 1) 20 Isink mΑ Power Dissipation @ Ta=25 °C 1.0 W 8 mW/ °C Derate above 25 °C 1/Rθja °C Operating Junction Temperature Range T_J 0 ~ +125 °C -65 ~ +150 Storage Temperature Range $\mathsf{T}_{\mathsf{STG}}$ Lead Temperature 1.6mm(1/16") from case for 10Sec. 260 °C $\mathsf{T}_{\mathsf{LEAD}}$

Electrical Characteristics (V_{CC} = 5V, Ta =25 °C; unless otherwise specified.)

Characteristics	Symbol	Test condition	Min	Тур	Max	Unit
Input Offset Voltage (note 3)	Vio			±2.0	±5.0	mV
Input Offset Current (note 3)	lio			±5.0	±50	nA
Input Bias Current (note 3, 4) (output in linear range)	I _{IB}			25	250	nA
Input Common Mode Voltage Range (note 6)	V _{ICR}		0		V _{CC} -1.5	Volts
Voltage Gain	A _{VOL}	R _L ≥15K, Vcc = 15Vdc.		200		V/mV
Large Signal Response Time		Vin = TTL Logic Swing. Vref = 1.4Vdc, VRL = 5Vdc. RL= 5.1 K Ω		300		nS
Response Time (note 6)	t _{TLH}	VRL = 5Vdc, RK = 5.1KΩ		1.3		uS
Output Sink Current	I _{SINK}	Vin-≥1Vdc, Vin+=0Vdc, V _{O-} ≤15 Vdc	6	16		mA
Output Saturation Voltage	V _{OL}	Vin- ≥1Vdc, Vin+=0, I _{SINK} ≤4mA,		130	400	mV
Output Leakage Current	I _{OL}	Vin-=0V, Vin+≥1Vdc, Vo=5Vdc		0.1		nA
Input Offset Voltage (note 3)	Vio	T _{LOW} ≤ Ta ≤T _{HIGH}			±9.0	mV
Input Offset Current (note 3)	lio	T _{LOW} ≤ Ta ≤T _{HIGH}			±150	nA
Input Bias Current (note 3, 4) (output in linear range)	I _{IB}	$T_{LOW} \leq Ta \leq T_{HIGH}$			400	nA
Input Common Mode Voltage Range (note 6)	V _{ICR}	$T_{LOW} \leq Ta \leq T_{HIGH}$	0		V _{CC} -2.0	Volts
Output Saturation Voltage	V _{OL}	Vin- ≥1Vdc, Vin+=0, I _{SINK} ≤4mA, T _{LOW} ≤Ta ≤T _{HIGH}			700	mV
Output Leakage Current	I _{OL}	Vin-=0V, Vin+≥1Vdc, Vo=30V		0.1		nA
Input Differential Voltage	V _{ID}	$AII Vin \ge 0Vdc, T_{LOW} \le Ta \le T_{HIGH}$			V _{CC}	V
Supply Current	ICC	$R_{I} = \infty$ (for all comparators)		0.8	2.0	mA



Electrical Characteristics (Continues)

- Note 1. The maximum output current may be as high as 20mA, independent of the magnitude of V_{CC} Output short circuits to V_{CC} can cause excessive heating and eventual destruction.
- Note 2. This magnitude of input current will only occur if the leads are driven more negative than ground or the negative supply voltage. This is due to the input PNP collector base junction become forward biased, acting as an input clamp diode. There is also a lateral PNP parasitic transistor action which can cause the output voltage of the comparators to go to the V_{CC} voltage level (or ground if overdrive is large) during the time that an input is driven negative. This will not destroy the device when limited to the max rating and normal output states will recover when the inputs become ≥ground or negative supply.
- Note 3. At the output switch point, V₀=1.4Vdc, R_S \leq 100 Ω , 5.0Vdc \leq V_{CC} \leq 30Vdc, with the inputs over the full common-mode range (0Vdc to V_{CC} -1.5Vdc).
- Note 4. The bias current flows out of the inputs due to the PNP input stage. This current is virtually constant, independent of the output state.
- Note 5. The response time specified is for a 100mV input step with 5mV overdrive For larger signals, 300ns is typical.
- Note 6. Positive excursions of input voltage may exceed the power supply level. As long as one of the inputs remain within the common-mode range, the comparator will provide the proper output state.
- Note 7. The comparator will inhibit proper output state if one of the inputs is become greater than V_{CC} , the other input must remain within the common mode range. The low input state must not be less than -0.3volts of ground of minus supply.



Applications Information

This quad comparator feature high gain, wide bandwidth characteristics. This gives the device oscillation tendencies if the outputs are capacitive coupled to the inputs via stray capacitance. This oscillation manifests itself during output transitions (V_{OL} to V_{OH}). To alleviate this situation input resistors<10K Ω should be used. The addition of positive feedback (<10 mV) is also recommended.

It is good design practice to ground all unused pins. Differential input voltages may be larger than supply voltage without damaging the comparator's inputs. Voltages more negative than -0.3V should not be used.







Figure 8. comparator with hysteresis



SOP-14 Mechanical Drawing





SOP-14 DIMENSION							
DIM	MILLIMETERS		INCHES				
	MIN	MAX	MIN	MAX			
Α	8.55	8.75	0.337	0.344			
В	3.80	4.00	0.150	0.157			
С	1.35	1.75	0.054	0.068			
D	0.35	0.49	0.014	0.019			
F	0.40	1.25	0.016	0.049			
G	1.27 (typ)		0.05 (typ)				
K	0.10	0.25	0.004	0.009			
М	0°	7°	0°	7°			
Р	5.80	6.20	0.229	0.244			
R	0.25	0.50	0.010	0.019			

DIP-14 Mechanical Drawing





SOP-14 DIMENSION						
DIM	MILLIMETERS		INCHES			
	MIN	MAX	MIN	MAX		
А	18.55	19.56	0.730	0.770		
В	6.22	6.48	0.245	0.255		
С	3.18	4.45	0.125	0.135		
D	0.35	0.55	0.019	0.020		
G	2.54 (typ)		0.10 (typ)			
J	0.29	0.31	0.011	0.012		
к	3.25	3.35	0.128	0.132		
L	7.75	8.00	0.305	0.315		
М	-	10 [°]	-	10°		