捷多邦,专业PCB打样工厂,24小时加急出货

TUSB1105, TUSB1106 ADVANCED UNIVERSAL SERIAL BUS TRANSCEIVERS

SCAS818C-MAY 2006-REVISED DECEMBER 2006

FEATURES

- Comply With Universal Serial Bus Specification Rev. 2.0
- Transmit and Receive Serial Data at Both Full-Speed (12-Mbit/s) and Low-Speed (1.5-Mbit/s) Data Rates
- Integrated Bypassable 5-V to 3.3-V Voltage Regulator for Powering Via USB VBUS
- VBUS Disconnection Indication Through VP
 and VM
- Used as USB Device Transceiver or USB Host Transceiver
- Stable RCV Output During SE0 Condition

- Two Single-Ended Receivers With Hysteresis
- Low-Power Operation, Ideal for Portable Equipment
- Support I/O Voltage Range From 1.65 V to 3.6 V
- IEC-61000-4-2 ESD Compliant
 - ±9-kV Contact-Discharge Model (D+, D-, V_{CC(5.0)})
 - ±15-kV Human-Body Model (D+, D-, V_{CC(5.0)})
- Available in Small RTZ16, RGT16 (TUSB1105), and TSSOP16 (TUSB1106) Packages

APPLICATIONS

- Mobile Phones
- Personal Digital Assistants (PDAs)
- Information Appliances (IAs)
- Digital Still Cameras (DSCs)

DESCRIPTION/ORDERING INFORMATION

The TUSB1105 and TUSB1106 universal serial bus (USB) transceivers are compliant with the Universal Serial Bus Specification Rev. 2.0. These devices can transmit and receive serial data at both full-speed (12-Mbit/s) and low-speed (1.5-Mbit/s) data rates. The TUSB1105 and TUSB1106 can be used as USB device transceivers or USB host transceivers.

The devices allow USB application-specific ICs (ASICs) and programmable logic devices (PLDs), with power-supply voltages from 1.65 V to 3.6 V, to interface with the physical layer (PHY) of the universal serial bus. They have an integrated 5-V to 3.3-V voltage regulator for direct powering via the USB supply VBUS.

The TUSB1105 allows single-ended and differential input modes selectable by a mode (MODE) input and is available in RGT16 and RTZ16 packages. The TUSB1106 allows only differential input mode and is available in TSSOP16 and RTZ16 packages.

The TUSB1105 and TUSB1106 are ideal for portable electronic devices, such as mobile phones, personal digital assistants, information appliances, and digital still cameras.

ORDERING INFORMATION

T _A	PAC	KAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING(2)	
-40°C to 85°C	DOT40	Daal of 2000	TUSB1105RGTR	ZYB	
	RGT16	Reel of 3000	TUSB1106RGTR	ZYC	
	DT740	Reel of 1000	TUSB1105RTZR	ZYB	
	RTZ16		TUSB1106RTZR	ZYC	
	TSSOP16 - PW	Reel of 2000	TUSB1106PWR	Preview	
	RSV16	Reel of 3000	TUSB1106RSVR	Preview	

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


⁽²⁾ The actual top-side marking has one additional character that designates the assembly/test site.







TUSB1105 PACKAGES






TUSB1106 PACKAGES








SCAS818C-MAY 2006-REVISED DECEMBER 2006

FUNCTIONAL BLOCK DIAGRAM



- A. Connect to D– for low-speed operation and to D+ for high-speed operation.
- B. Pin function depends on device type.
- C. TUSB1105 only

TERMINAL FUNCTIONS

	TERMINAL						
NAME ⁽¹⁾		31105 O.	TUSB1106 NO.		I/O	DESCRIPTION	
	RGT	RTZ	PW	RTZ			
ŌĒ	1	1	3	1	I	Output enable (CMOS level with respect to $V_{CC(I/O)}$, active LOW). Enables the transceiver to transmit data on the USB bus input pad. Push pull, CMOS.	
RCV	2	2	4	2	0	Differential data receiver (CMOS level with respect to $V_{\text{CC(I/O)}}$). Driven LOW when input SUSPND is HIGH. The output state of RCV is preserved and stable during an SE0 condition output pad. Push pull, 4-mA output drive, CMOS.	
VP	3	3	5	3	0	Single-ended D+ receiver (CMOS level with respect to V). For external detection of single-ended zero (SE0), error conditions, speed of connected device. Driven HIGH when no supply voltage is connected to $V_{\text{CC}(5.0)}$ and $V_{\text{reg}(3.3)}$ output pad. Push pull, 4-mA output drive, CMOS.	
VM	4	4	6	4	0	Single-ended D– receiver (CMOS level with respect to $V_{CC(I/O)}$). For external detection of single-ended zero (SE0), error conditions, speed of connected device. Driven HIGH when no supply voltage is connected to $V_{CC(5.0)}$ and $V_{reg(3.3)}$ output pad. Push pull, 4-mA output drive, CMOS.	
SUSPND	5	5	7	5	I	Suspend (CMOS level with respect to $V_{\text{CC(I/O)}}$). A HIGH level enables low-power state while the USB bus is inactive and drives output RCV to a LOW-level input pad. Push pull, CMOS.	
MODE	6	6			I	Mode (CMOS level with respect to $V_{\text{CC(I/O)}}$). A HIGH level enables the differential input mode (VPO, VMO), whereas a LOW level enables a single-ended input mode (VO, FSE0). See Table 5 and Table 6 input pad. Push pull, CMOS.	

(1) Terminal names with an overscore (e.g., NAME) indicate active LOW signals.

TEXAS INSTRUMENTS www.ti.com

SCAS818C-MAY 2006-REVISED DECEMBER 2006

TERMINAL FUNCTIONS (continued)

	TERMINAL					
NAME ⁽¹⁾		31105 O.		31106 O.	I/O	DESCRIPTION
	RGT	RTZ	PW	RTZ		
GND	Die pad	Die pad	8	6		Ground supply ⁽²⁾
V _{CC(I/O)}	7	7	9	7		Supply voltage for digital I/O pins (1.65 to 3.6 V). When $V_{CC(I/O)}$ is not connected, the D+ and D– pins are in 3-state. This supply pin is independent of $V_{CC(5.0)}$ and $V_{reg(3.3)}$ and must never exceed the $V_{reg(3.3)}$ voltage.
SPEED	8	8	10	8	I	Speed selection (CMOS level with respect to $V_{\text{CC(I/O)}}$). Adjusts the slew rate of differential data outputs D+ and D- according to the transmission speed. Input pad, push pull, CMOS. LOW – low speed (1.5 Mbit/s) HIGH – full speed (12 Mbit/s)
D-	9	9	11	9	AI/O	Negative USB data bus connection (analog, differential). For low-speed mode, connect to pin $V_{\text{pu}(3.3)}$ via a 1.5-k Ω resistor.
D+	10	10	12	10	AI/O	Positive USB data bus connection (analog, differential). For full-speed mode, connect to pin $V_{\text{pu}(3.3)}$ via a 1.5-k Ω resistor.
VPO/VO	11	11			I	Driver data (CMOS level with respect to V _{CC(I/O)} , Schmitt trigger). See
VPO			13	11		Driving Function Table (pin \overline{OE} = L) using single-ended input data interface for TUSB1105 (pin MODE = L), and Driving Function Table (pin \overline{OE} = L) using differential input data interface for TUSB1105 (pin MODE = H) and TUSB1106 input pad. Push pull, CMOS.
VMO/FSE0	12	12			1	Driver data (CMOS level with respect to V _{CC(I/O)} , Schmitt trigger). See
VMO			14	12		Driving Function Table (pin \overline{OE} = L) using single-ended input data interface for TUSB1105 (pin MODE = L), and Driving Function Table (pin \overline{OE} = L) using differential input data interface for TUSB1105 (pin MODE = H) and TUSB1106 input pad. Push pull, CMOS.
V _{reg(3.3)}	13	13	15	13		Internal regulator option. Regulated supply-voltage output (3 V to 3.6 V) during 5-V operation. A decoupling capacitor of at least 0.1 mF is required for the regulator bypass option. Used as a supply-voltage input for 3.3 V \pm 10% operation.
V _{CC(5.0)}	14	14	16	14		Internal regulator option. Supply-voltage input (4 V to 5.5 V). Can be connected directly to USB supply VBUS regulator bypass option. Connect to $V_{\text{reg}(3.3)}$.
V _{pu(3.3)}	15	15	1	15		Pullup supply voltage (3.3 V \pm 10%). Connect an external 1.5-k Ω resistor on D+ (full speed) or D– (low speed). Pin function is controlled by input SOFTCON. SOFTCON = LOW – V _{pu(3.3)} floating (high impedance), ensures zero pullup current SOFTCON = HIGH – V _{pu(3.3)} = 3.3 V, internally connected to V _{reg(3.3)}
SOFTCON	16	16	2	16	I	Software-controlled USB connection. A HIGH level applies 3.3 V to pin $V_{pu(3.3)}$, which is connected to an external 1.5-k Ω pullup resistor. This allows USB connect/disconnect signaling to be controlled by software input pad. Push pull, CMOS.

⁽²⁾ TUSB1105 ground terminal is connected to the exposed die pad (heat sink). The package die pad is open on the TUSB1106.



SCAS818C-MAY 2006-REVISED DECEMBER 2006

FUNCTIONAL DESCRIPTION

Function Selection

FUNCTION TABLE

SUSPND	ŌΕ	D+, D-	RCV	VP, VM	FUNCTION
L	L	Driving and receiving	Active	Active	Normal driving (differential receiver active)
L	Н	Receiving ⁽¹⁾	Active	Active	Receiving
Н	L	Driving	Inactive ⁽²⁾	Active	Driving during suspend ⁽³⁾ (differential receiver inactive)
Н	Н	High-Z ⁽¹⁾	Inactive ⁽²⁾	Active	Low-power state

- (1) Signal levels on D+ and D- are determined by other USB devices and external pullup/pulldown resistors.
- (2) In suspend mode (SUSPND = HIGH) the differential receiver is inactive and output RCV is always LOW. Out of suspend (K), signaling is detected via the single-ended receivers VP and VM.
- (3) During suspend, the slew-rate control circuit of low-speed operation is disabled. The D+ and D- lines are still driven to their intended states, without slew-rate control. This is permitted because driving during suspend is used to signal remote wakeup by driving a K signal (one transition from idle to K state) for a period of 1 ms to 15 ms.

Operating Functions

FUNCTION TABLES

Driving Function (Pin \overline{OE} = L) Using Single-Ended Input Data Interface for TUSB1105 (Pin MODE = L)

FSE0	VO	DATA	DATA STATE			
FSEU	VO	DATA	LOW SPEED	FULL SPEED		
L	L	Differential logic 0	J	К		
L	Н	Differential logic 1	K	J		
Н	L	SE0	X	X		
Н	Н	SE0	X	X		

Driving Function (Pin \overline{OE} = L) Using Differential Input Data Interface for TUSB1105 (Pin MODE = H) and TUSB1106

VMO	VPO	DATA	DATA STATE		
VIVIO	VFO	DATA	LOW SPEED	FULL SPEED	
L	L	SE0	J	K	
L	Н	Differential logic 0	K	J	
Н	L	Differential logic 1	X	X	
Н	Н	Illegal state	Х	Х	

SCAS818C-MAY 2006-REVISED DECEMBER 2006



Receiving Function (Pin $\overline{OE} = H$)

				DATA STATE		
D+, D-	RCV	VP ⁽¹⁾	VM ⁽¹⁾	LOW SPEED	FULL SPEED	
Differential logic 0	L	L	Н	J	К	
Differential logic 1	Н	Н	L	K	J	
SE0	RCV*(2	L	L	Х	Х	

VP = VM = H indicates the sharing mode (V_{CC(5.0)} and V_{reg(3.3)} are disconnected).

Power-Supply Configurations

The TUSB1105/1106 can be used with different power-supply configurations, which can be dynamically changed. An overview is given in Table 2.

- Normal mode Both V_{CC(I/O)} and V_{CC(5.0)} or (V_{CC(5.0)} and V_{reg(3.3)}) are connected. For 5-V operation, V_{CC(5.0)} is connected to a 5-V source (4 V to 5.5 V). The internal voltage regulator then produces 3.3 V for the USB connections. For 3.3-V operation, both V_{CC(5.0)} and V_{reg(3.3)} are connected to a 3.3-V source (3 V to 3.6 V). V_{CC(I/O)} is independently connected to a voltage source (1.65 V to 3.6 V), depending on the supply voltage of the external circuit.
- Disable mode V_{CC(I/O)} is not connected, V_{CC(5.0)} or (V_{CC(5.0)} and V_{reg(3.3)}) are connected. In this mode, the internal circuits of the TUSB1105 and TUSB1106 ensure that the D+ and D- pins are in 3-state and the power consumption drops to the low-power (suspended) state level. Some hysteresis is built into the detection of V_{CC(I/O)} lost.
- Sharing mode V_{CC(I/O)} is connected, (V_{CC(5.0)} and V_{reg(3.3)}) are not connected. In this mode, the D+ and D– pins are made 3-state and the TUSB1105 and TUSB1106 allow external signals of up to 3.6 V to share the D+ and D– lines. The internal circuits of the TUSB1105 and TUSB1106 ensure that virtually no current (maximum 10 mA) is drawn via the D+ and D– lines. The power consumption through V_{CC(I/O)} drops to the low-power (suspended) state level. Both the VP and VM pins are driven HIGH to indicate this mode. Pin RCV is made LOW. Some hysteresis is built into the detection of V_{reg(3.3)} lost.

Table 1. Pin States in Disable or Sharing Mode

	_	
PINS	DISABLE-MODE STATE	SHARING-MODE STATE
V _{CC(5.0)} /V _{reg(3.3)}	5-V input/3.3-V output, 3.3-V input/3.3-V input	Not present
V _{CC(I/O)}	Not present	1.65-V to 3.6-V input
V _{pu(3.3)}	High impedance (off)	High impedance (off)
D+, D-	High impedance	High impedance
VP, VM	Invalid ⁽¹⁾	Н
RCV	Invalid ⁽¹⁾	L
Inputs (VO/VPO, FSE0/VMO, SPEED, MODE(2), SUSPND, OE, SOFTCON)	High impedance	High impedance

⁽¹⁾ High impedance or driven LOW

(2) TUSB1105 only

Table 2. Power-Supply Configuration Overview

V _{CC(5.0)} or V _{reg(3.3)}	V _{CC(I/O)}	CONFIGURATION	SPECIAL CHARACTERISTICS
Connected	Connected	Normal mode	
Connected	Not connected	Disable mode	D+, D-, and V _{pu(3.3)} are in high impedance. VP, VM, and RCV are invalid. (1)
Not connected	Connected	Sharing mode	D+, D-, and V _{pu(3.3)} are in high impedance. VP and VM are driven HIGH. RCV is driven LOW.

(1) High impedance or driven LOW

RCV* denotes the signal level on output RCV just before SE0 state occurs. This level is stable during the SE0 period.



SCAS818C-MAY 2006-REVISED DECEMBER 2006

Power-Supply Input Options

The TUSB1105 and TUSB1106 have two power-supply input options.

- Internal regulator $V_{CC(5.0)}$ is connected to 4 V to 5.5 V. The internal regulator is used to supply the internal circuitry with 3.3 V (nominal). $V_{reg(3.3)}$ becomes a 3.3-V output reference.
- Regulator bypass $V_{CC(5.0)}$ and $V_{reg(3.3)}$ are connected to the same supply. The internal regulator is bypassed and the internal circuitry is supplied directly from the $V_{reg(3.3)}$ power supply. The voltage range is 3 V to 3.6 V to comply with the USB specification.

The supply-voltage range for each input option is specified in Table 3.

Table 3. Power-Supply Input Options

INPUT OPTION V _{CC(5.0)}		V _{REG(3.3)}	V _{CC(I/O)}
Internal regulator	Supply input for internal regulator (4 V to 5.5 V)	Voltage-reference output (3.3 V, 300 μA)	Supply input for digital I/O pins (1.65 V to 3.6 V)
Regulator bypass	Connected to V _{reg(3.3)} with maximum voltage drop of 0.3 V (2.7 V to 3.6 V)	Supply input (3 V to 3.6 V)	Supply input for digital I/O pins (1.65 V to 3.6 V)

Electrostatic Discharge (ESD)

PARAMETER	TEST CONDITIONS	TYP	UNIT
D+, D-, V _{CC(5.0)} , and GND	Human-Body Model		14/
	IEC61000-4-2, Contact Discharge	±8	kV
All other pins	Human-Body Model	7	kV

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC(5.0)}	Supply-voltage range		-0.5	6	V
V _{I(I/O)}	Supply-voltage range		-0.5	4.6	V
V _{CCreg(3.3)}	Regulated voltage range		-0.5	4.6	V
VI	DC input voltage		-0.5	V _{CC(I/O)} + 0.5	V
I _{IK}	Input clamp current	$V_1 = -1.8 \text{ V to } 5.4 \text{ V}$		100	mA
T _{stg}	Storage temperature range		-40	125	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
V _{CC(5.0)}	Supply voltage, internal regulator option	5-V operation	4	5	5.5	V
V _{CCreg(3.3)}	Supply voltage, regulator bypass option	3.3-V operation	3	3.3	3.6	V
V _{CC(I/O)}	I/O supply voltage		1.65		3.6	V
VI	I/O supply voltage		0		V _{CC(I/O)}	V
V _{I/O}	Input voltage on analog I/O pins (D+, D-)		0		3.6	V
T _c	Junction temperature		-40		85	°C



SCAS818C-MAY 2006-REVISED DECEMBER 2006

Static Electrical Characteristics – Supply Pins

over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
V _{reg(3.3)}	Regulated supply-voltage output	Internal regulator option, I _{load}	$\leq 300 \ \mu A^{(1)(2)}$	3	3.3	3.6	V
I _{CC}	Operating supply current	Full-speed transmitting and re $C_L = 50$ pF on D+ and D- $^{(3)}$	eceiving at 12 Mbit/s,		6	8	mA
I _{CC(I/O)}	Operating I/O supply current	Full-speed transmitting and re	eceiving at 12 Mbit/s ⁽³⁾		2.3	2.5	mA
I _{CC(idle)}	Supply current during full-speed idle and SE0	Full-speed idle: $V_{D+} > 2.7 \text{ V}, V_{D-} < 0.3 \text{ V}$ SE0: $V_{D+} < 0.3 \text{ V}, V_{D-} < 0.3 \text{ V}^{(4)}$				500	μΑ
I _{CC(I/O)(static)}	Static I/O supply current	Full-speed idle, SE0 or suspend			10	22	μΑ
I _{CC(susp)}	Suspend supply current	SUSPND = HIGH ⁽⁴⁾		10	22	μΑ	
I _{CC(dis)}	Disable-mode supply current	V _{CC(I/O)} not connected ⁽⁴⁾		10	22	μΑ	
I _{CC(I/O)(sharing)}	Sharing-mode I/O supply current	V _{CC(5.0)} or V _{reg(3.3)} not connect		10	22	μΑ	
I _{Dx(sharing)}	Sharing-mode load current on D+ and D-	$V_{CC(5.0)}$ or $V_{reg(3.3)}$ not connected, SOFTCON = LOW, V_{Dx} = 3.6 V				10	μΑ
V	Regulated supply-voltage	$1.65 \text{ V} \leq \text{V}_{CC(I/O)} \leq \text{V}_{reg(3.3)},$	Supply lost during power down			0.8	V
V _{reg(3.3)th}	detection threshold	$\begin{array}{l} 1.65 \ V \leq V_{CC(I/O)} \leq V_{reg(3.3)}, \\ 2.7 \ V \leq V_{reg(3.3)} \leq 3.6 \ V \end{array}$	Supply detect during power up ⁽⁵⁾	2.4			V
V _{reg(3.3)hys}	Regulated supply-voltage detection hysteresis	V _{CC(I/O)} = 1.8 V			0.45		V
V	I/O supply-voltage	V 27V+-26V	Supply lost during power down			0.5	V
V _{CC(I/O)th}	detection threshold	$V_{\text{reg}(3.3)} = 2.7 \text{ V to } 3.6 \text{ V}$	Supply detect during power up	1.4			V
V _{CC(I/O)hys}	I/O supply-voltage detection hysteresis	V _{reg(3.3)} = 3.3 V			0.45		V

I_{load} includes the pullup resistor current via V_{pu(3.3)}.
 In suspend mode, the typical voltage is 2.8 V (see XX).
 Maximum value is characterized only, not tested in production.
 Excluding any load current and V_{pu(3.3)}/V_{sw} source current to the 1.5-kΩ and 15-kΩ pullup and pulldown resistors (200 μA typ)
 When V_{CC(I/O)} < 2.7 V, the minimum value for V_{reg(3.3)th} (present) is 2 V.



SCAS818C-MAY 2006-REVISED DECEMBER 2006

Static Electrical Characteristics – Digital Pins

over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC(I/O)}	MIN	MAX	UNIT	
V _{IL}	LOW-level input voltage		1.65 V to 3.6 V		0.3 V _{CC(I/O)}	V	
V_{IH}	HIGH-level input voltage		1.65 V to 3.6 V	0.6 V _{CC(I/O)}		V	
		$I_{OL} = 100 \mu A$	1 65 V/to 2 6 V/		0.15		
		I _{OL} = 2 mA	1.65 V to 3.6 V		0.4		
		$I_{OL} = 100 \mu A$	1.8 V ± 0.15 V		0.15		
V	LOW lovel output voltage	I _{OL} = 2 mA	1.6 V ± 0.15 V		0.4	V	
V_{OL}	LOW-level output voltage	$I_{OL} = 100 \mu A$	2511021		0.15	V	
		I _{OL} = 2 mA	2.5 V ± 0.2 V		0.4		
		I _{OL} = 100 μA	221/ 1021/		0.15		
		I _{OL} = 2 mA	$3.3 \text{ V} \pm 0.3 \text{ V}$		0.4		
		I _{OH} = 100 μA	1.65 V to 3.6 V	V _{CC(I/O)} - 0.15			
		$I_{OH} = 2 \text{ mA}$	1.05 V to 3.6 V	$V_{CC(I/O)} - 0.4$			
		$I_{OH} = 100 \mu A$	1.0.1/ 0.45.1/	1.5			
V	LIICH lovel output voltage	I _{OH} = 2 mA	1.8 V ± 0.15 V	1.25		V	
V_{OH}	HIGH-level output voltage	I _{OH} = 100 μA	2.5 V ± 0.2 V	2.15		V	
		$I_{OH} = 2 \text{ mA}$	2.5 V ± 0.2 V	1.9			
		$I_{OH} = 100 \mu A$	3.3 V ± 0.3 V	2.85			
		$I_{OH} = 2 \text{ mA}$	3.3 V ± 0.3 V	2.6			
I _{LI}	Input leakage current			-1	1	μΑ	
C _{IN}	Input capacitance	Pin to GND			3.5	рF	



SCAS818C-MAY 2006-REVISED DECEMBER 2006

Static Electrical Characteristics – Analog I/O Pins

over recommended ranges of operating free-air temperature and supply voltage, V_{CC} = 4 V to 5.5 V or $V_{reg(3.3)}$ = 3 V to 3.6 V, V_{GND} = 0 V, T_A = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DI}	Differential input sensitivity	$ V_{I(D+)} - V_{I(D-)} $	0.2			V
V_{CM}	Differential common-mode voltage	Includes V _{DI} range	0.8		2.5	V
V _{IL}	LOW-level input voltage, single-ended receiver		2		0.8	V
V _{IH}	HIGH-level input voltage, single-ended receiver		0.4			V
V _{hys}	Hysteresis voltage, single-ended receiver				0.7	V
V_{OL}	LOW-level output voltage	$R_L = 1.5 \text{ k}\Omega \text{ to } 3.6 \text{ V}$			0.3	V
V _{OH}	HIGH-level output voltage	$R_L = 1.5 \text{ k}\Omega \text{ to GND}$	2.8(1)		3.6	V
I _{LZ}	OFF-state leakage current				1	μΑ
C _{IN}	Transceiver capacitance	Pin to GND			25	pF
Z _{DRV}	Driver output impedance	Steady-state drive	34(2)	39	44	Ω
Z _{INP}	Input impedance		10			ΜΩ
R _{SW}	Internal switch resistance at V _{pu(3.3)}				13	Ω
V_{TERM}	Termination voltage for upstream port pullup (RPU)		3(3)(4)		3.6	V

 $[\]begin{array}{ll} \text{(1)} & \mathsf{V}_{\mathsf{OH}(\mathsf{min})} = \mathsf{V}_{\mathsf{reg}(3.3)} - 0.2 \; \mathsf{V} \\ \text{(2)} & \mathsf{Includes} \; \mathsf{external} \; \mathsf{resistors} \; \mathsf{of} \; \mathsf{33} \; \Omega \; \pm 1\% \; \mathsf{on} \; \mathsf{both} \; \mathsf{D+} \; \mathsf{and} \; \mathsf{D-} \\ \text{(3)} & \mathsf{This} \; \mathsf{voltage} \; \mathsf{is} \; \mathsf{available} \; \mathsf{at} \; \mathsf{V}_{\mathsf{reg}(3.3)} \; \mathsf{and} \; \mathsf{V}_{\mathsf{pu}(3.3)}. \\ \text{(4)} & \mathsf{In} \; \mathsf{suspend} \; \mathsf{mode}, \; \mathsf{the} \; \mathsf{minimum} \; \mathsf{voltage} \; \mathsf{is} \; \mathsf{2.7} \; \mathsf{V}. \\ \end{array}$



SCAS818C-MAY 2006-REVISED DECEMBER 2006

Dynamic Electrical Characteristics – Analog I/O Pins (D+, D-)⁽¹⁾⁽²⁾ Driver Characteristics, Full-Speed Mode

over recommended ranges of operating free-air temperature and supply voltage, $V_{CC} = 4 \text{ V}$ to 5.5 V or $V_{\text{reg}(3.3)} = 3 \text{ V}$ to 3.6 V, $V_{CC(I/O)} = 1.65 \text{ V}$ to 3.6 V, $V_{GND} = 0 \text{ V}$, see Table 10 for valid voltage level combinations, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t _{FR}	Rise time	$C_L = 50 \text{ pF to } 125 \text{ pF},$ 10% to 90% of $ V_{OH} - V_{OL} $ (see Figure 1)	4	20	ns
t _{FF}	Fall time	$C_L = 50 \text{ pF to } 125 \text{ pF},$ 90% to 10% of $ V_{OH} - V_{OL} $ (see Figure 1)	4	20	ns
FRFM	Differential rise/fall time matching (t _{FR} /t _{FF})	Excluding the first transition from idle state	90	111.1	%
V_{CRS}	Output signal crossover voltage	Excluding the first transition from idle state (see Figure 10)	1.3	2	V

⁽¹⁾ Test circuit, see Figure 13

Dynamic Electrical Characteristics – Analog I/O Pins (D+, D-)⁽¹⁾⁽²⁾ Driver Characteristics, Low-Speed Mode

over recommended ranges of operating free-air temperature and supply voltage, $V_{CC} = 4 \text{ V}$ to 5.5 V or $V_{\text{reg(3.3)}} = 3 \text{ V}$ to 3.6 V, $V_{CC(I/O)} = 1.65 \text{ V}$ to 3.6 V, $V_{GND} = 0 \text{ V}$, see Table 10 for valid voltage level combinations, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t _{LR}	Rise time	$C_L = 200 \text{ pF to } 600 \text{ pF},$ 10% to 90% of $ V_{OH} - V_{OL} $ (see Figure 1)	75	300	ns
t _{LF}	Fall time	C _L = 200 pF to 600 pF, 90% to 10% of V _{OH} - V _{OL} (see Figure 1)	75	300	ns
LRFM	Differential rise/fall time matching (t _{LR} /t _{LF})	Excluding the first transition from idle state	80	125	%
V _{CRS}	Output signal crossover voltage	Excluding the first transition from idle state (see Figure 10)	1.3	2	V

⁽¹⁾ Test circuit, see Figure 13

Dynamic Electrical Characteristics – Analog I/O Pins (D+, D-)⁽¹⁾⁽²⁾ Driver Timing, Full-Speed Mode

over recommended ranges of operating free-air temperature and supply voltage, $V_{CC} = 4 \text{ V}$ to 5.5 V or $V_{\text{reg}(3.3)} = 3 \text{ V}$ to 3.6 V, $V_{CC(I/O)} = 1.65 \text{ V}$ to 3.6 V, $V_{GND} = 0 \text{ V}$, see Table 10 for valid voltage level combinations, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
t _{PLH(drv)}	Driver propagation delay	LOW to HIGH (see Figure 4)	18	20
t _{PHL(drv)}	(VO/VPO, FSE0/VMO to D+, D-)	18	ns	
t _{PHZ}	HIGH to OFF (see Figure 2)		15	20
t _{PLZ}	Driver disable delay (OE to D+, D-)	LOW to OFF (see Figure 2)	15	ns
t _{PZH}	Driver enable delay (OE to D+, D-)	OFF to HIGH (see Figure 2)		
t _{PZL}	Driver enable delay (OE to D+, D-)	OFF to LOW (see Figure 2)	15	ns

⁽¹⁾ Test circuit, see Figure 13

⁽²⁾ Driver timing in low-speed mode is not specified. Low-speed delay timings are dominated by the slow rise/fall times t_{LR} and t_{LF}.

⁽²⁾ Driver timing in low-speed mode is not specified. Low-speed delay timings are dominated by the slow rise/fall times t_{LR} and t_{LF}.

⁽²⁾ Driver timing in low-speed mode is not specified. Low-speed delay timings are dominated by the slow rise/fall times t_{LR} and t_{LF}.



SCAS818C-MAY 2006-REVISED DECEMBER 2006

Dynamic Electrical Characteristics for Analog I/O Pins (D+, D-)⁽¹⁾ Receiver Timing, Full-Speed and Low-Speed Mode, Differential Receiver

over recommended ranges of operating free-air temperature and supply voltage, $V_{CC} = 4 \text{ V}$ to 5.5 V or $V_{\text{reg}(3.3)} = 3 \text{ V}$ to 3.6 V, $V_{CC(I/O)} = 1.65 \text{ V}$ to 3.6 V, $V_{GND} = 0 \text{ V}$, see Table 10 for valid voltage level combinations, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
t _{PLH(rcv)}	Propagation doloy /D.L. D. to P.C.V.	LOW to HIGH (see Figure 3)	15	20
t _{PHL(rcv)}	Propagation delay (D+, D- to RCV)	HIGH to LOW (see Figure 3)	15	ns

⁽¹⁾ Test circuit, see Figure 13

Dynamic Electrical Characteristics for Analog I/O Pins (D+, D-)⁽¹⁾ Receiver Timing, Full-Speed and Low-Speed Mode, Single-Ended Receiver

over recommended ranges of operating free-air temperature and supply voltage, $V_{CC} = 4 \text{ V}$ to 5.5 V or $V_{\text{reg}(3.3)} = 3 \text{ V}$ to 3.6 V, $V_{CC(I/O)} = 1.65 \text{ V}$ to 3.6 V, $V_{GND} = 0 \text{ V}$, see Table 10 for valid voltage level combinations, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t _{PLH(se)}	Propagation delay (D+, D- to VP, VM)	LOW to HIGH (see Figure 3)		18	
t _{PHL(se)}		HIGH to LOW (see Figure 3)	18		ns

(1) Test circuit, see Figure 13




Figure 1. Rise and Fall Times




Figure 3. D+, D- to RCV, VP, VM




Figure 2. OE to D+, D-




Figure 4. VO/VPO, FSE0/VMO to D+, D-

SCAS818C-MAY 2006-REVISED DECEMBER 2006

APPLICATION INFORMATION




Figure 5. Load for Enable and Disable Times

- A. $V = 0 V \text{ for } t_{PZH}, t_{PHZ}$
- B. $V = V_{reg(3.3)}$ for t_{PZL} , t_{PLZ}




Figure 6. Load for VM, VP, and RCV




Figure 7. Load for D+, D-

- A. Full-speed mode: connected to D+
- B. Low-speed mode: Connected to D-
- C. Load capacitance:
 - $C_L = 50 \text{ pF} \text{ or } 125 \text{ pF} \text{ (full-speed mode, minimum or maximum timing)}$
 - $C_L = 200 \text{ pF} \text{ or } 600 \text{ pF} \text{ (low-speed mode, minimum or maximum timing)}$



APPLICATION INFORMATION (continued)




Figure 8. Peripheral-Side (Full-Speed) Regulator Bypass Mode

Peripheral-Side (Full-Speed) Regulator Bypass Mode

While operating at full speed, the 1.5-k Ω resistor must be connected between the D+ line and $V_{PU(3.3)}$ or an externa 3.3V supply. When the $V_{CC(5.0)}$ and the $V_{reg(3.3)}$ are connected together, the device operates at regulator bypass mode. This enables power savings since the regulator is turned off. However, there must be a 3.3-V supply available on board to implement this operation mode.

SCAS818C-MAY 2006-REVISED DECEMBER 2006

APPLICATION INFORMATION (continued)




Figure 9. Peripheral-Side (Low-Speed) Regulator Bypass Mode

Peripheral-Side (Low-Speed) Regulator Bypass Mode

While operating at low speed, the 1.5-k Ω resistor must to be connected between the D– line and $V_{PU(3.3)}$ or an externa 3.3V supply. When the $V_{CC(5.0)}$ and the $V_{reg(3.3)}$ are connected together, the device operates at regulator bypass mode. This enables power savings since the regulator is turned off. However, there must be a 3.3-V supply available on board to implement this operation mode.



APPLICATION INFORMATION (continued)




Figure 10. Peripheral-Side (Full-Speed) Internal Regulator Mode

A. Only for TUSB1105

Peripheral-Side (Full-Speed) Internal Regulator Mode

While operating at full speed, the 1.5-k Ω resistor must be connected between the D+ line and the $V_{PU(3.3)}$ or an externa 3.3-V supply. If there is no 3.3-V supply on the board, the internal regulator can be used to provide the 3.3-V supply for the USB signaling. The $V_{CC(5.0)}$ is connected to a 5-V supply that generates the 3.3-V output at the $V_{reg(3.3)}$ pin. In this mode, it is important that both $V_{CC(5.0)}$ and $V_{reg(3.3)}$ pins have individual bypass capacitors in the range of 0.1 μ F.

SCAS818C-MAY 2006-REVISED DECEMBER 2006

APPLICATION INFORMATION (continued)




Figure 11. Peripheral-Side (Low-Speed) Internal Regulator Mode

A. Only for TUSB1105

Peripheral-Side (Low-Speed) Internal Regulator Mode

While operating at full speed, the 1.5-k Ω resistor must be connected between the D+ line and the $V_{PU(3.3)}$ or an external 3.3-V supply. If there is no 3.3-V supply on the board, the internal regulator can be used to provide the 3.3-V supply for the USB signaling. The $V_{CC(5.0)}$ is connected to a 5-V supply that generates the 3.3-V rail at the $V_{reg(3.3)}$ pin. In this mode, it is important that both $V_{CC(5.0)}$ and $V_{reg(3.3)}$ pins have individual bypass capacitors in the range of 0.1 μ F.



APPLICATION INFORMATION (continued)




Figure 12. Host-Side (V_{CC(5.0)} Supplied From V_{BUS} Pin)

Host-Side (V_{CC(5.0)} Supplied From V_{BUS} Pin)

If there is no 3.3-V supply on board, the V_{BUS} supply can support the USB-side power needs. The on-chip regulator generates the 3.3-V internal supply rail, which is required for the USB signal levels. The logic-side I/Os can operate at any voltage range from 1.65 V to 3.6 V. Powering $V_{CC(5.0)}$ through the V_{BUS} port of the USB connector realizes significant power saving for portable applications, such as cell phones, PDAs, etc. In this operating mode, the $I_{CC(5.0)}$ current is fed from the external source. The USB-side power consumption, $I_{CC(5.0)}$ is 4 mA, as opposed to logic-side $I_{CC(10)}$ of 1 mA under full-speed operation.

SCAS818C-MAY 2006-REVISED DECEMBER 2006

APPLICATION INFORMATION (continued)




Figure 13. Host-Side (3.3-V Supply Present) Internal Regulator Bypass Mode

Host-Side (3.3-V Supply Present) Internal Regulator Bypass Mode

If a 3.3-V supply supports the USB-side power, $V_{CC(5.0)}$ and $V_{reg(3.3)}$ must to be tied together and connected to a 3.3-V supply. It also makes the regulator inactive.



PACKAGE OPTION ADDENDUM

6-Feb-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TUSB1105RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TUSB1105RTZR	ACTIVE	QFN	RTZ	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TUSB1106PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TUSB1106RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TUSB1106RTZR	ACTIVE	QFN	RTZ	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





Carrier tape design is defined largely by the component lentgh, width, and thickness.

				accommodate						
Bo =	Dimension	designed	to	accommodate	the	component	length.			
Ko =	Dimension	designed	to	accommodate	the	component	thickness.			
W =	W = Overall width of the carrier tape.									
P = I	P = Pitch between successive cavity centers.									




TAPE AND REEL INFORMATION



PACKAGE MATERIALS INFORMATION


24-Apr-2007


Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB1106PWR	PW	16	MLA	330	12	7.0	5.6	1.6	8	12	Q1



TAPE AND REEL BOX INFORMATION

Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
TUSB1106PWR	PW	16	MLA	338.1	340.5	20.64





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.






THERMAL PAD MECHANICAL DATA RGT (S-PQFP-N16)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions


RGT (S-PQFP-N16)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.




THERMAL PAD MECHANICAL DATA RTZ (S-PQFP-N16)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RTZ (S-PQFP-N16)



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless