

The µA733 is a monolithic two-stage video amplifier with differential inputs and differential outputs. Internal

series-shunt feedback provides wide bandwidth, low phase distortion, and excellent gain stability. Emitter-follower outputs enable the device to drive capacitive loads, and all stages are current-source biased to obtain high common-mode and supply-voltage rejection ratios.

Fixed differential amplification of 10 V/V, 100 V/V, or 400 V/V may be selected without external components, or amplification may be adjusted from 10 V/V to 400 V/V by the use of a single external resistor connected between 1A and 1B. No external frequency-compensating components are required for any gain option.

The device is particularly useful in magnetic-tape or disc-file systems using phase or NRZ encoding and in high-speed thin-film or plated-wire memories. Other applications include general-purpose video and pulse amplifiers where wide bandwidth, low phase shift, and excellent gain stability are required.

The μA733C is characterized for operation from 0°C to 70°C; the μA733M is characterized for operation over the full military temperature range of -55°C to 125°C.

TA	PACKAGI	Et.	ORDERABLE PART NUMBER	TOP-SIDE MARKING						
0°C to 70°C	P-DIP (N)	Tube of 25	UA733CN	UA733CN						
		Tube of 50	UA733CD	1147000						
	SOIC (D)	Reel of 2500	UA733CDR	UA733C						
	SOP (NS)	Reel of 2000	UA733CNSR	UA733						

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. WWW.DZSC.COM




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SLFS027B - NOVEMBER 1970 - REVISED MAY 2004

The μA733M is obsolete and no longer supplied.

symbol



schematic



Component values shown are nominal.



The μ A733M is obsolete and no longer supplied.

SLFS027B - NOVEMBER 1970 - REVISED MAY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

		μA733C	μ Α733 Μ	UNIT	
Supply voltage V _{CC+} (see Note 1)	8	8	V		
Supply voltage V _{CC} (see Note 1)		- 8	- 8	V	
Differential input voltage		± 5	± 5	V	
Common-mode input voltage		± 6	± 6	V	
Output current	10	10	mA		
Continuous total power dissipation	See Dissipation Rating Table				
	D package	86			
Package thermal impedance, θ_{JA} (see Notes 2 and 3)	80		°C/W		
	76				
Maximum junction temperature, TJ	150		°C		
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds		300	°C		
Storage temperature range, T _{Stg}	- 65 to 150	- 65 to 150	°C		

[†] Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential input voltages, are with respect to the midpoint between V_{CC+} and V_{CC-}.

2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is PD = $(T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

_	DISSIPATION RATING TABLE								
	PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR	DERATE ABOVE T _A	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING			
	J (μΑ733Μ)	500 mW	11.0 mW/°C	104°C	500 mW	269 mW			



SLFS027B - NOVEMBER 1970 - REVISED MAY 2004

The μA733M is obsolete and no longer supplied.

electrical characteristics, $V_{CC+} = \pm 6 V$, $T_{A} = 25^{\circ}C$

				GAIN	μ Α733C			μ Α733Μ			
PA	RAMETER	FIGURE	TEST CONDITIONS	OPTION [†]	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Large-signal			1	250	400	600	300	400	500	
AVD	differential	1	V _{OD} = 1 V	2	80	100	120	90	100	110	V/V
	voltage amplification			3	8	10	12	9	10	11	1
				1		50			50		
BW	Bandwidth	2	R _S = 50 Ω	2		90			90		MHz
				3		200			200		
IIO	Input offset current			Any		0.4	5		0.4	3	μΑ
I _{IB}	Input bias current			Any		9	30		9	20	μA
VICR	Common-mode input voltage range	1		Any	±1			±1			v
V _{OC}	Common-mode output voltage	1		Any	2.4	2.9	3.4	2.4	2.9	3.4	V
	Output offset			1		0.6	1.5		0.6	1.5	
V _{OO} voltage 1		1	1			0.35	1.5		0.35	1	V
VOPP	Maximum peak- to-peak output voltage swing	1		Any	3	4.7		3	4.7		v
				1		4			4		
ri	Input resistance	3	V _{OD} ≤ 1 V	2	10	24		20	24		kΩ
				3		250			250		
r _o	Output resistance					20			20		Ω
Ci	Input capacitance	3	$V_{OD} \le 1 V$	2		2			2		pF
C	Common-mode		$V_{\text{IC}} = \pm 1 \text{ V},$ f \le 100 kHz 2		60	86		60	86		dB
CMRR	R rejection ration 4 V		$V_{IC} = \pm 1 V,$ f = 5 MHz	2		70			70		uБ
ksvr	Supply voltage rejection ratio (ΔV _{CC} /(ΔV _{IO})	1	$\Delta V_{CC\pm} = \pm 0.5 V$	2	50	70		50	70		dB
Vn	Broadband equivalent input noise voltage	5	BW = 1 kHz to 10 MHz	Any		12			12		μV
			R _S = 50 Ω,	1		7.5			7.5		
^t pd	Propagation delay time	2	Output voltage	2		6.0	10		6.0	10	ns
			step = 1 V	3		3.6			3.6		
			R _S = 50 Ω,	1		10.5			10.5		
t _r	Rise time	2	Output voltage step = 1 V	2		4.5	12		4.5	10	ns
				3		2.5			2.5		
l _{sink(max)}	Maximum output sink current			Any	2.5	3.6		2.5	3.6		mA
ICC	Supply current		No load, No signal	Any		16	24		16	24	mA

[†] The gain option is selected as follows:

Gain Option 1: Gain-adjust pin 1A is connected to pin 1B, and pins 2A and 2B are open.

Gain Option 2: Gain-adjust pin 1A and pin 1B are open, pin 2A is connected to pin 2B.

Gain Option 3: All four gain-adjust pins are open.



The μA733M is obsolete and no longer supplied.

SLFS027B - NOVEMBER 1970 - REVISED MAY 2004

electrical characteristics, V_{CC±} = ±6 V, T_A = 0°C to 70°C for μ A733C, – 55°C to 125°C for μ A733M μ**Α733C** μ**Α733Μ** GAIN FIGURE PARAMETER **TEST CONDITIONS** UNIT OPTION[†] MIN MAX MIN MAX 250 600 200 600 1 Large-signal differential 2 80 120 80 120 V/V 1 $V_{OD} = 1 V$ AVD voltage amplification 3 8 8 12 12 Input offset current 6 5 ΙO Any μΑ 40 40 Input bias current Any μΑ IIB Common-mode input VICR V 1 ±1 ±1 Any voltage range 1 1.5 1.5 Output offset voltage V Voo 1 1.2 2&3 1.5 Maximum peak-to-peak VOPP 1 Any 2.8 2.5 V output voltage swing $V_{OD} \le 1 V$ Input resistance 3 2 8 8 kΩ ri Common-mode rejection V_{IC} = +1 V, CMRR 4 2 50 50 dB f ≤ 100 kHz ratio Supply voltage rejection 1 $\Delta V_{CC\pm} = \pm 0.5 V$ 2 50 50 dB **k**SVR ratio ($\Delta V_{CC}/(\Delta V_{IO})$ Maximum output sink 2.2 Any 2.5 mΑ Isink(max) current No load, Supply current ICC Any 27 27 mΑ No signal

[†] The gain option is selected as follows:

Gain Option 1: Gain-adjust pin 1A is connected to pin 1B, and pins 2A and 2B are open.

Gain Option 2: Gain-adjust pin 1A and pin 1B are open, pin 2A is connected to pin 2B.

Gain Option 3: All four gain-adjust pins are open.




SLFS027B - NOVEMBER 1970 - REVISED MAY 2004

The μA733M is obsolete and no longer supplied.

PARAMETER MEASUREMENT INFORMATION

test circuits







Figure 1












Figure 4






VOLTAGE AMPLIFICATION ADJUSTMENT

Figure 5







TYPICAL CHARACTERISTICS






Figure 8





SLFS027B – NOVEMBER 1970 – REVISED MAY 2004

The μA733M is obsolete and no longer supplied.



TYPICAL CHARACTERISTICS

Figure 13

T_A – Free-Air Temperature – °C

25

50

75

100

125

2

0

-75

No Signal

- 25

0

- 50

Figure 14

5

6

 $|V_{CC\pm}|$ – Supply Voltage – V

7

8



0

3

4

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE

vs

SUPPLY VOLTAGE

SLFS027B - NOVEMBER 1970 - REVISED MAY 2004

The μA733M is obsolete and no longer supplied.

TYPICAL CHARACTERISTICS

8

7

T_A = 25°C





Figure 15






INPUT RESISTANCE

7

8

FREE-AIR TEMPERATURE



MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE

Vopp – Maximum Peak-to-Peak Output Voltage – V

6

5

4

3

2

1

0

1

2

4 7 10

TEXAS

400

40 70 100 200

20

f - Frequency - MHz

Figure 17



PACKAGE OPTION ADDENDUM

5-Feb-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
84185012A	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI
UA733CD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
UA733CDE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
UA733CDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
UA733CDRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
UA733CN	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
UA733CNE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
UA733CNSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
UA733CNSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
UA733MJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
UA733MJB	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
UA733MUB	OBSOLETE	CFP	U	10		TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

PINS ** 14 16 20 18 DIM 0.300 0.300 0.300 0.300 В Α (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 14 8 0.785 .840 0.960 1.060 B MAX (19, 94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7, 62)(7, 87)(7, 62)7 0.245 0.245 0.220 0.245 0.065 (1,65) C MIN (6, 22)(6,22) (5, 59)(6,22) 0.045 (1,14) 0.060 (1,52) ← 0.005 (0,13) MIN Α 0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0'-15' 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03

CERAMIC DUAL IN-LINE PACKAGE

NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.

E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

U (S-GDFP-F10)

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F10 and JEDEC MO-092AA




MECHANICAL DATA

MLCC006B - OCTOBER 1996

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)


PLASTIC SMALL-OUTLINE PACKAGE



Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated