



CYPRESS

PRELIMINARY

CY7C0837V

CY7C0830V/CY7C0831V

CY7C0832V/CY7C0833V

# FLEx18™ 3.3V 32K/64K/128K/256K/512K x 18 Synchronous Dual-Port RAM

## Features

- True dual-ported memory cells that allow simultaneous access of the same memory location
- Synchronous pipelined operation
- Family of 512-Kbit, 1-Mbit, 2-Mbit, 4-Mbit and 9-Mbit devices
- Pipelined output mode allows fast operation
- 0.18-micron CMOS for optimum speed and power
- High-speed clock to data access
- 3.3V low power
  - Active as low as 225 mA (typ)
  - Standby as low as 55 mA (typ)
- Mailbox function for message passing
- Global master reset
- Separate byte enables on both ports
- Commercial and industrial temperature ranges
- IEEE 1149.1-compatible JTAG boundary scan
- 144-ball FBGA (13 mm x 13 mm) (1.0 mm pitch)
- 120TQFP (14 mm x 14 mm x 1.4 mm)
- Counter wrap around control
  - Internal mask register controls counter wrap-around
  - Counter-interrupt flags to indicate wrap-around
  - Memory block retransmit operation
- Counter readback on address lines
- Mask register readback on address lines
- Dual Chip Enables on both ports for easy depth expansion

## Functional Description

The FLEx18 family includes 512-Kbit, 1-Mbit, 2-Mbit, 4-Mbit and 9-Mbit pipelined, synchronous, true dual-port static RAMs that are high-speed, low-power 3.3V CMOS. Two ports are provided, permitting independent, simultaneous access to any location in memory. The result of writing to the same location by more than one port at the same time is undefined. Registers on control, address, and data lines allow for minimal set-up and hold time.

During a Read operation, data is registered for decreased cycle time. Each port contains a burst counter on the input address register. After externally loading the counter with the initial address, the counter will increment the address internally (more details to follow). The internal Write pulse width is independent of the duration of the R/W input signal. The internal Write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on  $\overline{CE0}$  or LOW on CE1 for one clock cycle will power down the internal circuitry to reduce the static power consumption. One cycle with chip enables asserted is required to reactivate the outputs.

Additional features include: readback of burst-counter internal address value on address lines, counter-mask registers to control the counter wrap-around, counter interrupt (CNTINT) flags, readback of mask register value on address lines, retransmit functionality, interrupt flags for message passing, JTAG for boundary scan, and asynchronous Master Reset (MRST).


The CY7C0833V device in this family has limited features. Please see Address Counter and Mask Register Operations<sup>[15]</sup> on page 6 for details.

Table 1. Product Selection Guide

Density	512-Kbit (32K x 18)	1-Mbit (64K x 18)	2-Mbit (128K x 18)	4-Mbit (256K x 18)	9-Mbit (512K x 18)
Part Number	CY7C0837V	CY7C0830V	CY7C0831V	CY7C0832V	CY7C0833V
Max. Speed (MHz)	167	167	167	167	133
Max. Access Time - clock to Data (ns)	4.0	4.0	4.0	4.0	4.7
Typical operating current (mA)	225	225	225	225	270
Package	144 FBGA	120 TQFP 144 FBGA	120 TQFP 144 FBGA	120 TQFP 144 FBGA	144 FBGA



### Logic Block Diagram<sup>[1]</sup>



**Note:**

1. CY7C0837V has 15 address bits, CY7C0830V has 16 address bits, CY7C0831V has 17 address bits, CY7C0832V has 18 address bits and CY7C0833V has 19 address bits



**PRELIMINARY**

**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

**Pin Configurations**

**144-ball BGA**  
**Top View**

**CY7C0837V / CY7C0830V / CY7C0831V**  
**CY7C0832V / CY7C0833V**

	1	2	3	4	5	6	7	8	9	10	11	12
A	DQ17 <sub>L</sub>	DQ16 <sub>L</sub>	DQ14 <sub>L</sub>	DQ12 <sub>L</sub>	DQ10 <sub>L</sub>	DQ9 <sub>L</sub>	DQ9 <sub>R</sub>	DQ10 <sub>R</sub>	DQ12 <sub>R</sub>	DQ14 <sub>R</sub>	DQ16 <sub>R</sub>	DQ17 <sub>R</sub>
B	A0 <sub>L</sub>	A1 <sub>L</sub>	DQ15 <sub>L</sub>	DQ13 <sub>L</sub>	DQ11 <sub>L</sub>	$\overline{\text{MRST}}$	NC	DQ11 <sub>R</sub>	DQ13 <sub>R</sub>	DQ15 <sub>R</sub>	A1 <sub>R</sub>	A0 <sub>R</sub>
C	A2 <sub>L</sub>	A3 <sub>L</sub>	CE1 <sub>L</sub> [6]	$\overline{\text{INT}}_{\text{L}}$	$\overline{\text{CNTINT}}_{\text{L}}$ [8]	$\overline{\text{ADS}}_{\text{L}}$ [7]	$\overline{\text{ADS}}_{\text{R}}$ [7]	$\overline{\text{CNTINT}}_{\text{R}}$ [8]	$\overline{\text{INT}}_{\text{R}}$	CE1 <sub>R</sub> [6]	A3 <sub>R</sub>	A2 <sub>R</sub>
D	A4 <sub>L</sub>	A5 <sub>L</sub>	$\overline{\text{CE}}_{0\text{L}}$ [7]	NC	VDDIO <sub>L</sub>	VDDIO <sub>L</sub>	VDDIO <sub>R</sub>	VDDIO <sub>R</sub>	NC	$\overline{\text{CE}}_{0\text{R}}$ [7]	A5 <sub>R</sub>	A4 <sub>R</sub>
E	A6 <sub>L</sub>	A7 <sub>L</sub>	$\overline{\text{B}}_{1\text{L}}$	NC	VDDIO <sub>L</sub>	VSS	VSS	VDDIO <sub>R</sub>	NC	$\overline{\text{B}}_{1\text{R}}$	A7 <sub>R</sub>	A6 <sub>R</sub>
F	A8 <sub>L</sub>	A9 <sub>L</sub>	C <sub>L</sub>	NC	VSS	VSS	VSS	VSS	NC	C <sub>R</sub>	A9 <sub>R</sub>	A8 <sub>R</sub>
G	A10 <sub>L</sub>	A11 <sub>L</sub>	$\overline{\text{B}}_{0\text{L}}$	NC	VSS	VSS	VSS	VSS	NC	$\overline{\text{B}}_{0\text{R}}$	A11 <sub>R</sub>	A10 <sub>R</sub>
H	A12 <sub>L</sub>	A13 <sub>L</sub>	$\overline{\text{OE}}_{\text{L}}$	NC	VDDIO <sub>L</sub>	VSS	VSS	VDDIO <sub>R</sub>	NC	$\overline{\text{OE}}_{\text{R}}$	A13 <sub>R</sub>	A12 <sub>R</sub>
J	A14 <sub>L</sub>	A15 <sub>L</sub> [2]	$\overline{\text{RW}}_{\text{L}}$	NC	VDDIO <sub>L</sub>	VDDIO <sub>L</sub>	VDDIO <sub>R</sub>	VDDIO <sub>R</sub>	NC	$\overline{\text{RW}}_{\text{R}}$	A15 <sub>R</sub> [2]	A14 <sub>R</sub>
K	A16 <sub>L</sub> [3]	A17 <sub>L</sub> [4]	$\overline{\text{CNT}}_{\text{MSK}}_{\text{L}}$ [6]	TDO	$\overline{\text{CNTRST}}_{\text{L}}$ [6]	TCK	TMS	$\overline{\text{CNTRST}}_{\text{R}}$ [6]	TDI	$\overline{\text{CNT}}_{\text{MSK}}_{\text{R}}$ [6]	A17 <sub>R</sub> [4]	A16 <sub>R</sub> [3]
L	A18 <sub>L</sub> [5]	NC	DQ6 <sub>L</sub>	DQ4 <sub>L</sub>	DQ2 <sub>L</sub>	$\overline{\text{CNTEN}}_{\text{L}}$ [7]	$\overline{\text{CNTEN}}_{\text{R}}$ [7]	DQ2 <sub>R</sub>	DQ4 <sub>R</sub>	DQ6 <sub>R</sub>	NC	A18 <sub>R</sub> [5]
M	DQ8 <sub>L</sub>	DQ7 <sub>L</sub>	DQ5 <sub>L</sub>	DQ3 <sub>L</sub>	DQ1 <sub>L</sub>	DQ0 <sub>L</sub>	DQ0 <sub>R</sub>	DQ1 <sub>R</sub>	DQ3 <sub>R</sub>	DQ5 <sub>R</sub>	DQ7 <sub>R</sub>	DQ8 <sub>R</sub>

**Notes:**

- Leave this ball unconnected for CY7C0837V
- Leave this ball unconnected for CY7C0837V and CY7C0830V
- Leave this ball unconnected for CY7C0837V, CY7C0830V and CY7C0831V
- Leave this ball unconnected for CY7C0837V, CY7C0830V and CY7C0831V
- Leave this ball unconnected for CY7C0837V, CY7C0830V, CY7C0831V and CY7C0832V
- These balls are not applicable for CY7C0833V device. They need to be tied to VDDIO.
- These balls are not applicable for CY7C0833V device. They need to be tied to VSS.
- These balls are not applicable for CY7C0833V device. They need to be no connected.




**PRELIMINARY**

**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

**Pin Configurations (continued)**

**120-pin Thin Quad Flat Pack (TQFP)**  
**Top View**

**CY7C0830V / CY7C0831V / CY7C0832V**



**Notes:**

9. Leave this pin unconnected for CY7C0830V
10. Leave this pin unconnected for CY7C0830V and CY7C0831V



**PRELIMINARY**

**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

## Pin Definitions

Left Port	Right Port	Description
$A_{0L}-A_{18L}^{[1]}$	$A_{0R}-A_{18R}^{[1]}$	<b>Address Inputs.</b>
$\overline{ADS}_L^{[7]}$	$\overline{ADS}_R^{[7]}$	<b>Address Strobe Input.</b> Used as an address qualifier. This signal should be asserted LOW for the part using the externally supplied address on the address pins and for loading this address into the burst address counter.
$\overline{CE0}_L^{[7]}$	$\overline{CE0}_R^{[7]}$	<b>Active LOW Chip Enable Input.</b>
$\overline{CE1}_L^{[6]}$	$\overline{CE1}_R^{[6]}$	<b>Active HIGH Chip Enable Input.</b>
$CLK_L$	$CLK_R$	<b>Clock Signal.</b> Maximum clock input rate is $f_{MAX}$ .
$\overline{CNTEN}_L^{[7]}$	$\overline{CNTEN}_R^{[7]}$	<b>Counter Enable Input.</b> Asserting this signal LOW increments the burst address counter of its respective port on each rising edge of CLK. The increment is disabled if ADS or CNTRST are asserted LOW.
$\overline{CNTRST}_L^{[6]}$	$\overline{CNTRST}_R^{[6]}$	<b>Counter Reset Input.</b> Asserting this signal LOW resets to zero the unmasked portion of the burst address counter of its respective port. CNTRST is not disabled by asserting ADS or CNTEN.
$\overline{CNT/MSK}_L^{[6]}$	$\overline{CNT/MSK}_R^{[6]}$	<b>Address Counter Mask Register Enable Input.</b> Asserting this signal LOW enables access to the mask register. When tied HIGH, the mask register is not accessible and the address counter operations are enabled based on the status of the counter control signals.
$DQ_{0L}-DQ_{17L}^{[1]}$	$DQ_{0R}-DQ_{17R}^{[1]}$	<b>Data Bus Input/Output.</b>
$\overline{OE}_L$	$\overline{OE}_R$	<b>Output Enable Input.</b> This asynchronous signal must be asserted LOW to enable the DQ data pins during Read operations.
$\overline{INT}_L$	$\overline{INT}_R$	<b>Mailbox Interrupt Flag Output.</b> The mailbox permits communications between ports. The upper two memory locations can be used for message passing. $\overline{INT}_L$ is asserted LOW when the right port writes to the mailbox location of the left port, and vice versa. An interrupt to a port is deasserted HIGH when it reads the contents of its mailbox.
$\overline{CNTINT}_L^{[8]}$	$\overline{CNTINT}_R^{[8]}$	<b>Counter Interrupt Output.</b> This pin is asserted LOW when the unmasked portion of the counter is incremented to all "1s."
$R/\overline{W}_L$	$R/\overline{W}_R$	<b>Read/Write Enable Input.</b> Assert this pin LOW to write to, or HIGH to Read from the dual port memory array.
$\overline{B0}_L-\overline{B3}_L$	$\overline{B0}_R-\overline{B1}_R$	<b>Byte Select Inputs.</b> Asserting these signals enables Read and Write operations to the corresponding bytes of the memory array.
$\overline{MRST}$		<b>Master Reset Input.</b> MRST is an asynchronous input signal and affects both ports. Asserting MRST LOW performs all of the reset functions as described in the text. A MRST operation is required at power-up.
TMS		<b>JTAG Test Mode Select Input.</b> It controls the advance of JTAG TAP state machine. State machine transitions occur on the rising edge of TCK.
TDI		<b>JTAG Test Data Input.</b> Data on the TDI input will be shifted serially into selected registers.
TCK		<b>JTAG Test Clock Input.</b>
TDO		<b>JTAG Test Data Output.</b> TDO transitions occur on the falling edge of TCK. TDO is normally three-stated except when captured data is shifted out of the JTAG TAP.
$V_{SS}$		<b>Ground Inputs.</b>
$V_{DD}$		<b>Power Inputs.</b>



PRELIMINARY

CY7C0837V  
CY7C0830V/CY7C0831V  
CY7C0832V/CY7C0833V

## Master Reset

The FLEx18 family devices undergo a complete reset by taking its MRST input LOW. The MRST input can switch asynchronously to the clocks. An MRST initializes the internal burst counters to zero, and the counter mask registers to all ones (completely unmasked). MRST also forces the Mailbox Interrupt (INT) flags and the Counter Interrupt (CNTINT) flags HIGH. MRST must be performed on the FLEx18 family devices after power-up.

## Mailbox Interrupts

The upper two memory locations may be used for message passing and permit communications between ports. Table 2 shows the interrupt operation for both ports of CY7C0833V. The highest memory location, 7FFFF is the mailbox for the right port and 7FFFE is the mailbox for the left port. Table 2 shows that in order to set the  $\overline{\text{INT}}_R$  flag, a Write operation by the left port to address 7FFFF will assert  $\overline{\text{INT}}_R$  LOW. At least one byte has to be active for a Write to generate an interrupt. A valid Read of the 7FFFF location by the right port will reset  $\overline{\text{INT}}_R$  HIGH. At least one byte has to be active in order for a Read to reset the interrupt. When one port Writes to the other port's mailbox, the  $\overline{\text{INT}}$  of the port that the mailbox belongs to is asserted LOW. The  $\overline{\text{INT}}$  is reset when the owner (port) of the mailbox Reads the contents of the mailbox. The interrupt flag is set in a flow-thru mode (i.e., it follows the clock edge of the writing port). Also, the flag is reset in a flow-thru mode (i.e., it follows the clock edge of the reading port).

Each port can read the other port's mailbox without resetting the interrupt. And each port can write to its own mailbox without setting the interrupt. If an application does not require message passing, INT pins should be left open.

## Address Counter and Mask Register Operations<sup>[15]</sup>

This section describes the features only apply to 512Kbit, 1Mbit, 2Mbit, and 4Mbit devices. It does not apply to 9Mbit device. Each port of these devices has a programmable burst address counter. The burst counter contains three registers: a counter register, a mask register, and a mirror register.

The **counter register** contains the address used to access the RAM array. It is changed only by the Counter Load, Increment, Counter Reset, and by master reset (MRST) operations.

The **mask register** value affects the Increment and Counter Reset operations by preventing the corresponding bits of the counter register from changing. It also affects the counter interrupt output (CNTINT). The mask register is changed only by the Mask Load and Mask Reset operations, and by the MRST. The mask register defines the counting range of the counter register. It divides the counter register into two regions: zero or more "0s" in the most significant bits define the masked region, one or more "1s" in the least significant bits define the unmasked region. Bit 0 may also be "0," masking the least significant counter bit and causing the counter to increment by two instead of one.

The **mirror register** is used to reload the counter register on increment operations (see "retransmit," below). It always contains the value last loaded into the counter register, and is changed only by the Counter Load, and Counter Reset operations, and by the MRST. Table 3 summarizes the operation of these registers and the required input control signals. The MRST control signal is asynchronous. All the other control signals in Table 3 (CNT/MSK, CNTRST, ADS, CNTEN) are synchronized to the port's CLK. All these counter and mask operations are independent of the port's chip enable inputs (CE0 and CE1).

Counter enable (CNTEN) inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast, interleaved memory applications. A port's burst counter is loaded when the port's address strobe (ADS) and CNTEN signals are LOW. When the port's CNTEN is asserted and the ADS is deasserted, the address counter will increment on each LOW to HIGH transition of that port's clock signal. This will Read/Write one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array, and will loop back to the start. Counter reset (CNTRST) is used to reset the unmasked portion of the burst counter to i0s. A counter-mask register is used to control the counter wrap.

Table 2. Interrupt Operation Example <sup>[1,11,12,13,14,16]</sup>

FUNCTION	LEFT PORT				RIGHT PORT			
	$\overline{\text{R/W}}_L$	$\overline{\text{CE}}_L$	$\text{A}_{0L} - \text{A}_{18L}$	$\overline{\text{INT}}_L$	$\overline{\text{R/W}}_R$	$\overline{\text{CE}}_R$	$\text{A}_{0R} - \text{A}_{18R}$	$\overline{\text{INT}}_R$
Set Right $\overline{\text{INT}}_R$ Flag	L	L	3FFFF	X	X	X	X	L
Reset Right $\overline{\text{INT}}_R$ Flag	X	X	X	X	H	L	3FFFF	H
Set Left $\overline{\text{INT}}_L$ Flag	X	X	X	L	L	L	3FFFE	X
Reset Left $\overline{\text{INT}}_L$ Flag	H	L	3FFFE	H	X	X	X	X
Set Right $\overline{\text{INT}}_R$ Flag	L	L	3FFFF	X	X	X	X	L

### Notes:

- CE is internal signal.  $\overline{\text{CE}} = \text{LOW}$  if  $\overline{\text{CE}}_0 = \text{LOW}$  and  $\text{CE}_1 = \text{HIGH}$ . For a single Read operation, CE only needs to be asserted once at the rising edge of the CLK and can be deasserted after that. Data will be out after the following CLK edge and will be three-stated after the next CLK edge.
- OE is "Don't Care" for mailbox operation.
- At least one of BE0, BE1 must be LOW.
- A18x is a NC for CY7C0832V, therefore the Interrupt Addresses are 3FFFF and 3FFFE. A18x and A17x are NC for CY7C0831V, therefore the Interrupt addresses are 1FFFF and 1FFFE; A18x, A17x and A16x are NC for CY7C0830V, therefore the Interrupt Addresses are FFFF and FFFE; A18x, A17x, A16x and A15x are NC for CY7C0837V, therefore the Interrupt Addresses are 7FFF and 7FFE.
- This section describes the CY7C0832V, CY7C0831V, CY7C0830V and CY7C0837V having 18, 17, 16 and 15 address bits.
- "X" = "Don't Care," "H" = HIGH, "L" = LOW.





**PRELIMINARY**

**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

### Counter Reset Operation

All unmasked bits of the counter and mirror registers are reset to "0." All masked bits remain unchanged. A Mask Reset followed by a Counter Reset will reset the counter and mirror registers to 00000, as will master reset (MRST).

### Counter Load Operation

The address counter and mirror registers are both loaded with the address value presented at the address lines.

### Counter Increment Operation

Once the address counter register is initially loaded with an external address, the counter can internally increment the address value, potentially addressing the entire memory array. Only the unmasked bits of the counter register are incremented. The corresponding bit in the mask register must be a "1" for a counter bit to change. The counter register is incremented by 1 if the least significant bit is unmasked, and by 2 if it is masked. If all unmasked bits are "1," the next increment will wrap the counter back to the initially loaded value. If an Increment results in all the unmasked bits of the counter being "1s," a counter interrupt flag (CNTINT) is asserted. The next Increment will return the counter register to its initial value, which was stored in the mirror register. The counter address can instead be forced to loop to 00000 by externally connecting CNTINT to CNTRST.<sup>[18]</sup> An increment that results in one or more of the unmasked bits of the counter being "0" will de-assert the counter interrupt flag. The example in Figure 2 shows the counter mask register loaded with a mask value of 0003Fh unmasking the first 6 bits with bit "0" as the LSB and bit "16" as the MSB. The maximum value the mask register can be loaded with is 3FFFFh. Setting the mask register to this value allows the counter to access the entire memory space. The address counter is then loaded with an

initial value of 8h. The base address bits (in this case, the 6th address through the 16th address) are loaded with an address value but do not increment once the counter is configured for increment operation. The counter address will start at address 8h. The counter will increment its internal address value till it reaches the mask register value of 3Fh. The counter wraps around the memory block to location 8h at the next count. CNTINT is issued when the counter reaches its maximum value

### Counter Hold Operation

The value of all three registers can be constantly maintained unchanged for an unlimited number of clock cycles. Such operation is useful in applications where wait states are needed, or when address is available a few cycles ahead of data in a shared bus interface.

### Counter Interrupt

The counter interrupt (CNTINT) is asserted LOW when an increment operation results in the unmasked portion of the counter register being all "1s." It is deasserted HIGH when an Increment operation results in any other value. It is also de-asserted by Counter Reset, Counter Load, Mask Reset and Mask Load operations, and by MRST.

### Counter Readback Operation

The internal value of the counter register can be read out on the address lines. Readback is pipelined; the address will be valid  $t_{CA2}$  after the next rising edge of the port's clock. If address readback occurs while the port is enabled (CE0 LOW and CE1 HIGH), the data lines (DQs) will be three-stated. Figure 1 shows a block diagram of the operation.

**Table 3. Address Counter and Counter-Mask Register Control Operation (Any Port)** <sup>[16, 17]</sup>

CLK	MRST	CNT/MSK	CNTRST	ADS	CNTEN	Operation	Description
X	L	X	X	X	X	Master Reset	Reset address counter to all 0s and mask register to all 1s.
	H	H	L	X	X	Counter Reset	Reset counter unmasked portion to all 0s.
	H	H	H	L	L	Counter Load	Load counter with external address value presented on address lines.
	H	H	H	L	H	Counter Readback	Read out counter internal value on address lines.
	H	H	H	H	L	Counter Increment	Internally increment address counter value.
	H	H	H	H	H	Counter Hold	Constantly hold the address value for multiple clock cycles.
	H	L	L	X	X	Mask Reset	Reset mask register to all 1s.
	H	L	H	L	L	Mask Load	Load mask register with value presented on the address lines.
	H	L	H	L	H	Mask Readback	Read out mask register value on address lines.
	H	L	H	H	X	Reserved	Operation undefined

**Notes:**

17. Counter operation and mask register operation is independent of chip enables.

18. CNTINT and CNTRST specs are guaranteed by design to operate properly at speed grade operating frequency when tied together.



#### **Retransmit**

Retransmit is a feature that allows the Read of a block of memory more than once without the need to reload the initial address. This eliminates the need for external logic to store and route data. It also reduces the complexity of the system design and saves board space. An internal "mirror register" is used to store the initially loaded address counter value. When the counter unmasked portion reaches its maximum value set by the mask register, it wraps back to the initial value stored in this "mirror register." If the counter is continuously configured in increment mode, it increments again to its maximum value and wraps back to the value initially stored into the "mirror register." Thus, the repeated access of the same data is allowed without the need for any external logic.

#### **Mask Reset Operation**

The mask register is reset to all "1s," which unmask every bit of the counter. Master reset ( $\overline{\text{MRST}}$ ) also resets the mask register to all "1s."

#### **Mask Load Operation**

The mask register is loaded with the address value presented at the address lines. Not all values permit correct increment

operations. Permitted values are of the form  $2^n - 1$  or  $2^n - 2$ . From the most significant bit to the least significant bit, permitted values have zero or more "0s," one or more "1s," or one "0." Thus 3FFFF, 003FE, and 00001 are permitted values, but 3F0FF, 003FC, and 00000 are not.

#### **Mask Readback Operation**

The internal value of the mask register can be read out on the address lines. Readback is pipelined; the address will be valid  $t_{\text{CM2}}$  after the next rising edge of the port's clock. If mask readback occurs while the port is enabled ( $\text{CE0}$  LOW and  $\text{CE1}$  HIGH), the data lines (DQs) will be three-stated. *Figure 1* shows a block diagram of the operation.

#### **Counting by Two**

When the least significant bit of the mask register is "0," the counter increments by two. This may be used to connect the x18 devices as a 36-bit single port SRAM in which the counter of one port counts even addresses and the counter of the other port counts odd addresses. This even-odd address scheme stores one half of the 36-bit data in even memory locations, and the other half in odd memory locations.







Figure 1. Counter, Mask, and Mirror Logic Block Diagram<sup>[1]</sup>



**Figure 2. Programmable Counter-Mask Register Operation**<sup>[1, 19]</sup>

## IEEE 1149.1 Serial Boundary Scan (JTAG)<sup>[20]</sup>

The FLEx18 family devices incorporate an IEEE 1149.1 serial boundary scan test access port (TAP). The TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1-compliant TAPs. The TAP operates using JEDEC-standard 3.3V I/O logic levels. It is composed of three input connections and one output connection required by the test logic defined by the standard.

### Performing a TAP Reset

A reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This reset does not affect the operation of the devices, and may be performed while the device is operating. An MRST must be performed on the devices after power-up.

### Performing a Pause/Restart

When a SHIFT-DR PAUSE-DR SHIFT-DR is performed the scan chain will output the next bit in the chain twice. For example, if the value expected from the chain is 1010101, the device will output a 11010101. This extra bit will cause some testers to report an erroneous failure for the devices in a scan test. Therefore the tester should be configured to never enter the PAUSE-DR state.

## Boundary Scan Hierarchy for 9-Mbit Device

Internally, the CY7C0833V have two DIEs. Each DIE contain all the circuitry required to support boundary scan testing. The circuitry includes the TAP, TAP controller, instruction register, and data registers. The circuitry and operation of the DIE boundary scan are described in detail below. The scan chain of each DIE are connected serially to form the scan chain of the CY7C0833V as shown in Figure 3. TMS and TCK are connected in parallel to each DIE to drive all TAP controllers in unison. In many cases, each DIE will be supplied with the same instruction. In other cases, it might be useful to supply different instructions to each DIE. One example would be testing the device ID of one DIE while bypassing the others.

Each pin of FLEx18 family is typically connected to multiple DIEs. For connectivity testing with the EXTEST instruction, it is desirable to check the internal connections between DIEs as well as the external connections to the package. This can be accomplished by merging the netlist of the devices with the netlist of the user's circuit board. To facilitate boundary scan testing of the devices, Cypress provides the BSDL file for each DIE, the internal netlist of the device, and a description of the device scan chain. The user can use these materials to easily integrate the devices into the board's boundary scan environment. Further information can be found in the Cypress application note *Using JTAG Boundary Scan For System in a Package (SIP) Dual-Port SRAMs*.


#### Notes:

19. The "X" in this diagram represents the counter upper bits
20. Boundary scan is IEEE 1149.1-compatible. See "Performing a Pause/Restart" for deviation from strict 1149.1 compliance



**PRELIMINARY**

**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**



**Figure 3. Scan Chain for 9Mb Device**

**Table 4. Identification Register Definitions**

Instruction Field	Value	Description
Revision Number (31:28)	0h	Reserved for version number.
Cypress Device ID (27:12)	C090h	Defines Cypress part number for CY7C0832V
	C091h	Defines Cypress part number for CY7C0831V
	C093h	Defines Cypress part number for CY7C0830V
	C094h	Defines Cypress part number for CY7C0837V.
Cypress JEDEC ID (11:1)	034h	Allows unique identification of the DP family device vendor.
ID Register Presence (0)	1	Indicates the presence of an ID register.

**Table 5. Scan Registers Sizes**

Register Name	Bit Size
Instruction	4
Bypass	1
Identification	32
Boundary Scan	n <sup>[21]</sup>

**Table 6. Instruction Identification Codes**

Instruction	Code	Description
EXTEST	0000	Captures the Input/Output ring contents. Places the BSR between the TDI and TDO.
BYPASS	1111	Places the BYR between TDI and TDO.
IDCODE	1011	Loads the IDR with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0111	Places BYR between TDI and TDO. Forces all device output drivers to a High-Z state.
CLAMP	0100	Controls boundary to 1/0. Places BYR between TDI and TDO.
SAMPLE/PRELOAD	1000	Captures the input/output ring contents. Places BSR between TDI and TDO.
NBSRST	1100	Resets the non-boundary scan logic. Places BYR between TDI and TDO.
RESERVED	All other codes	Other combinations are reserved. Do not use other than the above.

**Notes:**

21. See details in the device BSDL file.



PRELIMINARY

CY7C0837V  
CY7C0830V/CY7C0831V  
CY7C0832V/CY7C0833V

Maximum Ratings [22]

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with

Power Applied ..... -55°C to +125°C

Supply Voltage to Ground Potential ..... -0.5V to +4.6V

DC Voltage Applied to

Outputs in High-Z State ..... -0.5V to  $V_{DD} + 0.5V$

DC Input Voltage ..... -0.5V to  $V_{DD} + 0.5V$  [23]

Output Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage ..... > 2000V

(JEDEC JESD22-A114-2000B)

Latch-up Current ..... > 200 mA

Operating Range

Range	Ambient Temperature	$V_{DD}$
Commercial	0°C to +70°C	3.3V±165 mV
Industrial	-40°C to +85°C	3.3V±165 mV

Electrical Characteristics Over the Operating Range

Parameter	Description	-167			-133			-100			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
$V_{OH}$	Output HIGH Voltage ( $V_{DD} = \text{Min.}$ , $I_{OH} = -4.0 \text{ mA}$ )	2.4			2.4			2.4			V
$V_{OL}$	Output LOW Voltage ( $V_{DD} = \text{Min.}$ , $I_{OL} = +4.0 \text{ mA}$ )			0.4			0.4			0.4	V
$V_{IH}$	Input HIGH Voltage	2.0			2.0			2.0			V
$V_{IL}$	Input LOW Voltage			0.8			0.8			0.8	V
$I_{OZ}$	Output Leakage Current	-10		10	-10		10	-10		10	mA
$I_{IX1}$	Input Leakage Current Except TDI, TMS, MRST	-10		10	-10		10	-10		10	mA
$I_{IX2}$	Input Leakage Current TDI, TMS, MRST	-0.1		1.0	-0.1		1.0	-0.1		1.0	mA
$I_{CC}$	Operating Current for ( $V_{DD} = \text{Max.}$ , $I_{OUT} = 0 \text{ mA}$ ), Outputs Disabled		225	300		225	300				mA
						270	400		200	310	mA
$I_{SB1}$ [24]	Standby Current (Both Ports TTL Level) $CE_L$ and $CE_R \hat{S} V_{IH}$ , $f = f_{MAX}$		90	115		90	115		90	115	mA
$I_{SB2}$ [24]	Standby Current (One Port TTL Level) $CE_L \mid CE_R \hat{S} V_{IH}$ , $f = f_{MAX}$		160	210		160	210		160	210	mA
$I_{SB3}$ [24]	Standby Current (Both Ports CMOS Level) $CE_L$ and $CE_R \hat{S} V_{DD} - 0.2V$ , $f = 0$		55	75		55	75		55	75	mA
$I_{SB4}$ [24]	Standby Current (One Port CMOS Level) $CE_L \mid CE_R \hat{S} V_{IH}$ , $f = f_{MAX}$		160	210		160	210		160	210	mA

Capacitance [25]

Part Number	Parameter	Description	Test Conditions	Max.	Unit
CY7C0837V CY7C0830V CY7C0831V CY7C0832V	$C_{IN}$	Input Capacitance	$T_A = 25^\circ\text{C}$ , $f = 1 \text{ MHz}$ , $V_{DD} = 3.3V$	13	pF
	$C_{OUT}$	Output Capacitance		10	pF
CY7C0833V	$C_{IN}$	Input Capacitance		22	pF
	$C_{OUT}$	Output Capacitance		20	pF

Note:

22. The voltage on any input or I/O pin can not exceed the power pin during power-up.

23. Pulse width < 20 ns.

24.  $I_{SB1}$ ,  $I_{SB2}$ ,  $I_{SB3}$  and  $I_{SB4}$  are not applicable for CY7C0833V because it can not be powered down by using chip enable pins.


25.  $C_{OUT}$  also references  $C_{I/O}$




**PRELIMINARY**

**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**


## AC Test Load and Waveforms



(a) Normal Load (Load 1)



(b) Three-state Delay (Load 2)



## Switching Characteristics Over the Operating Range

Parameter	Description	-167		-133				-100		Unit
		CY7C0837V CY7C0830V CY7C0831V CY7C0832V		CY7C0837V CY7C0830V CY7C0831V CY7C0832V		CY7C0833V		CY7C0833V		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>MAX2</sub>	Maximum Operating Frequency		167		133		133		100	MHz
t <sub>CYC2</sub>	Clock Cycle Time	6.0		7.5		7.5		10		ns
t <sub>CH2</sub>	Clock HIGH Time	2.7		3.0		3.0		4.0		ns
t <sub>CL2</sub>	Clock LOW Time	2.7		3.0		3.0		4.0		ns
t <sub>R</sub> <sup>[26]</sup>	Clock Rise Time		2.0		2.0		2.0		3.0	ns
t <sub>F</sub> <sup>[26]</sup>	Clock Fall Time		2.0		2.0		2.0		3.0	ns
t <sub>SA</sub>	Address Set-up Time	2.3		2.5		2.5		3.0		ns
t <sub>HA</sub>	Address Hold Time	0.6		0.6		0.6		0.6		ns
t <sub>SB</sub>	Byte Select Set-up Time	2.3		2.5		2.5		3.0		ns
t <sub>HB</sub>	Byte Select Hold Time	0.6		0.6		0.6		0.6		ns
t <sub>SC</sub>	Chip Enable Set-up Time	2.3		2.5		NA		NA		ns
t <sub>HC</sub>	Chip Enable Hold Time	0.6		0.6		NA		NA		ns
t <sub>SW</sub>	R/W Set-up Time	2.3		2.5		2.5		3.0		ns
t <sub>HW</sub>	R/W Hold Time	0.6		0.6		0.6		0.6		ns
t <sub>SD</sub>	Input Data Set-up Time	2.3		2.5		2.5		3.0		ns
t <sub>HD</sub>	Input Data Hold Time	0.6		0.6		0.6		0.6		ns
t <sub>SAD</sub>	ADS Set-up Time	2.3		2.5		NA		NA		ns
t <sub>HAD</sub>	ADS Hold Time	0.6		0.6		NA		NA		ns
t <sub>SCN</sub>	CNTEN Set-up Time	2.3		2.5		NA		NA		ns
t <sub>HCN</sub>	CNTEN Hold Time	0.6		0.6		NA		NA		ns
t <sub>SRST</sub>	CNTRST Set-up Time	2.3		2.5		NA		NA		ns

### Notes:

26. Except JTAG signals ( $t_r$  and  $t_f < 10$  ns [max.]).
27. This parameter is guaranteed by design, but it is not production tested.
28. Test conditions used are Load 2.



**PRELIMINARY**

**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

**Switching Characteristics Over the Operating Range (continued)**

Parameter	Description	-167		-133				-100		Unit
		CY7C0837V CY7C0830V CY7C0831V CY7C0832V		CY7C0837V CY7C0830V CY7C0831V CY7C0832V		CY7C0833V		CY7C0833V		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>HRST</sub>	CNTRST Hold Time	0.6		0.6		NA		NA		ns
t <sub>SCM</sub>	CNT/MSK Set-up Time	2.3		2.5		NA		NA		ns
t <sub>HCM</sub>	CNT/MSK Hold Time	0.6		0.6		NA		NA		ns
t <sub>OE</sub>	Output Enable to Data Valid		4.0		4.4		4.7		5.0	ns
t <sub>OLZ</sub> <sup>[27,28]</sup>	OE to Low Z	0		0						ns
t <sub>OHZ</sub> <sup>[27,28]</sup>	OE to High Z	0	4.0	0	4.4		4.7		5.0	ns
t <sub>CD2</sub>	Clock to Data Valid		4.0		4.4		4.7		5.0	ns
t <sub>CA2</sub>	Clock to Counter Address Valid		4.0		4.4		NA		NA	ns
t <sub>CM2</sub>	Clock to Mask Register Readback Valid		4.0		4.4		NA		NA	ns
t <sub>DC</sub>	Data Output Hold After Clock HIGH	1.0		1.0		1.0		1.0		ns
t <sub>CKHZ</sub> <sup>[27,28]</sup>	Clock HIGH to Output High Z	0	4.0	0	4.4		4.7		5.0	ns
t <sub>CKLZ</sub> <sup>[27, 28]</sup>	Clock HIGH to Output Low Z	1.0	4.0	1.0	4.4	1.0	4.7	1.0	5.0	ns
t <sub>SINT</sub>	Clock to INT Set Time	0.5	6.7	0.5	7.5	0.5	7.5	0.5	10	ns
t <sub>RINT</sub>	Clock to INT Reset Time	0.5	6.7	0.5	7.5	0.5	7.5	0.5	10	ns
t <sub>SCINT</sub>	Clock to CNTINT Set Time	0.5	5.0	0.5	5.7	NA	NA	NA	NA	ns
t <sub>RCINT</sub>	Clock to CNTINT Reset time	0.5	5.0	0.5	5.7	NA	NA	NA	NA	ns
Port to Port Delays										
t <sub>CCS</sub>	Clock to Clock Skew	5.2		6.0		6.0		8.0		ns
Master Reset Timing										
t <sub>RS</sub>	Master Reset Pulse Width	7.0		7.5		7.5		10		ns
t <sub>RS</sub>	Master Reset Set-up Time	6.0		6.0		6.0		8.5		ns
t <sub>RSR</sub>	Master Reset Recovery Time	6.0		7.5		7.5		10		ns
t <sub>RSF</sub>	Master Reset to Outputs Inactive		6.0		6.5		6.5		8.0	ns
t <sub>RSCNTINT</sub>	Master Reset to Counter Interrupt Flag Reset Time		5.8		7.0		NA		NA	ns




**PRELIMINARY**

**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

## JTAG Timing and Switching Waveforms

Parameter	Description	CY7C0837V/CY7C0830V CY7C0831V/CY7C0832V CY7C0833V		Unit
		Min.	Max.	
$f_{JTAG}$	Maximum JTAG TAP Controller Frequency		10	MHz
$t_{TCYC}$	TCK Clock Cycle Time	100		ns
$t_{TH}$	TCK Clock HIGH Time	40		ns
$t_{TL}$	TCK Clock LOW Time	40		ns
$t_{TMSS}$	TMS Set-up to TCK Clock Rise	10		ns
$t_{TMSH}$	TMS Hold After TCK Clock Rise	10		ns
$t_{TDIS}$	TDI Set-up to TCK Clock Rise	10		ns
$t_{TDIH}$	TDI Hold After TCK Clock Rise	10		ns
$t_{TDOV}$	TCK Clock LOW to TDO Valid		30	ns
$t_{TDOX}$	TCK Clock LOW to TDO Invalid	0		ns








**PRELIMINARY**


**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

## Switching Waveforms

### Master Reset



### Read Cycle<sup>[11, 29, 30, 31, 32]</sup>



#### Notes:

29. **OE** is asynchronously controlled; all other inputs (excluding **MRST** and JTAG) are synchronous to the rising clock edge.
30. **ADS** = **CNTEN** = LOW, and **MRST** = **CNTRST** = **CNT/MSK** = HIGH.
31. The output is disabled (high-impedance state) by **CE** =  $V_{IH}$  following the next rising edge of the clock.
32. Addresses do not have to be accessed sequentially since **ADS** = **CNTEN** =  $V_{IL}$  with **CNT/MSK** =  $V_{IH}$  constantly loads the address on the rising edge of the CLK. Numbers are for reference only.




**PRELIMINARY**


**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

## Switching Waveforms (continued)

### Bank Select Read<sup>[33, 34]</sup>



### Read-to-Write-to-Read ( $\overline{OE} = \text{LOW}$ )<sup>[32, 35, 36, 37, 38]</sup>



#### Notes:

33. In this depth-expansion example, B1 represents Bank #1 and B2 is Bank #2; each bank consists of one Cypress FLEx18 device from this data sheet. ADDRESS<sub>(B1)</sub> = ADDRESS<sub>(B2)</sub>.
34.  $\overline{ADS} = \overline{CNTEN} = \overline{BE0} - \overline{BE1} = \overline{OE} = \text{LOW}$ ;  $\overline{MRST} = \overline{CNTRST} = \overline{CNT/MSK} = \text{HIGH}$ .
35. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.
36. During "No Operation" data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.
37.  $\overline{CE0} = \overline{OE} = \overline{BE0} - \overline{BE1} = \text{LOW}$ ;  $\overline{CE1} = \overline{R/W} = \overline{CNTRST} = \overline{MRST} = \text{HIGH}$ .
38.  $\overline{CE0} = \overline{BE0} - \overline{BE1} = \text{LOW}$ ;  $\overline{CE1} = \overline{CNTRST} = \overline{MRST} = \overline{CNT/MSK} = \text{HIGH}$ . When  $\overline{R/W}$  first switches low, since  $\overline{OE} = \text{LOW}$ , the Write operation cannot be completed (labelled as no operation). One clock cycle is required to three-state the I/O for the Write operation on the next rising edge of CLK.




**PRELIMINARY**


**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

## Switching Waveforms (continued)

**Read-to-Write-to-Read (OE Controlled)**<sup>[32, 35, 37, 38]</sup>



**Read with Address Counter Advance**<sup>[37]</sup>






**PRELIMINARY**

**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

## Switching Waveforms (continued)

### Write with Address Counter Advance<sup>[38]</sup>






**PRELIMINARY**

**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

## Switching Waveforms (continued)

### Counter Reset [39, 40]



#### Notes:

39.  $\overline{CE}_0 = \overline{BE}_0 - \overline{BE}_1 = \text{LOW}$ ;  $CE_1 = \overline{MRST} = \text{CNT/MSK} = \text{HIGH}$ .

40. No dead cycle exists during counter reset. A Read or Write cycle may be coincidental with the counter reset.




**PRELIMINARY**

**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

## Switching Waveforms (continued)

### Readback State of Address Counter or Mask Register<sup>[41, 42, 43, 44]</sup>



#### Notes:

41.  $\overline{CE_0} = \overline{OE} = \overline{BE_0} - \overline{BE_1} = \text{LOW}$ ;  $CE_1 = \overline{R/\overline{W}} = \overline{CNTRST} = \overline{MRST} = \text{HIGH}$ .
42. Address in output mode. Host must not be driving address bus after  $t_{CKLZ}$  in next clock cycle.
43. Address in input mode. Host can drive address bus after  $t_{CKHZ}$ .
44.  $A_n^*$  is the internal value of the address counter (or the mask register depending on the  $\overline{CNT/\overline{MSK}}$  level) being Read out on the address lines.




**PRELIMINARY**

**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

## Switching Waveforms (continued)

**Left\_Port (L\_Port) Write to Right\_Port (R\_Port) Read**<sup>[45, 46, 47]</sup>



### Notes:

45.  $\overline{CE_0} = \overline{OE} = \overline{ADS} = \overline{CNTEN} = \overline{BE0} - \overline{BE1} = \text{LOW}$ ;  $CE_1 = \overline{CNTRST} = \overline{MRST} = \text{CNT}/\overline{MSK} = \text{HIGH}$ .

46. This timing is valid when one port is writing, and other port is reading the same location at the same time. If  $t_{CCS}$  is violated, indeterminate data will be Read out.

47. If  $t_{CCS} < \text{minimum specified value}$ , then R\_Port will Read the most recent data (written by L\_Port) only ( $2 * t_{CYC2} + t_{CD2}$ ) after the rising edge of R\_Port's clock.  
 If  $t_{CCS} \geq \text{minimum specified value}$ , then R\_Port will Read the most recent data (written by L\_Port) ( $t_{CYC2} + t_{CD2}$ ) after the rising edge of R\_Port's clock.






**PRELIMINARY**

**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

## Switching Waveforms (continued)

### Counter Interrupt and Retransmit<sup>[14, 48, 49, 50, 51, 52]</sup>



#### Notes:

48.  $\overline{CE_0} = \overline{OE} = \overline{BE_0} - \overline{BE_1} = \text{LOW}$ ;  $CE_1 = R/\overline{W} = \overline{CNTRST} = \overline{MRST} = \text{HIGH}$ .
49. **CNTINT** is always driven.
50. **CNTINT** goes LOW when the unmasked portion of the address counter is incremented to the maximum value.
51. The mask register assumed to have the value of 3FFFFh.
52. Retransmit happens if the counter remains in increment mode after it wraps to initially loaded value.




**PRELIMINARY**

**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

## Switching Waveforms (continued)

### MailBox Interrupt Timing<sup>[53, 54, 55, 56, 57]</sup>



**Table 7. Read/Write and Enable Operation (Any Port)**<sup>[1, 16, 58, 59, 60]</sup>

Inputs					Outputs	Operation
$\overline{OE}$	CLK	$\overline{CE}_0$	$CE_1$	R/W	DQ <sub>0</sub> – DQ <sub>17</sub>	
X		H	X	X	High-Z	Deselected
X		X	L	X	High-Z	Deselected
X		L	H	L	D <sub>IN</sub>	Write
L		L	H	H	D <sub>OUT</sub>	Read
H	X	L	H	X	High-Z	Outputs Disabled

#### Notes:

53.  $\overline{CE}_0 = \overline{OE} = \overline{ADS} = \overline{CNTEN} = \text{LOW}$ ;  $CE_1 = \overline{CNTRST} = \overline{MRST} = \text{CNT/MSK} = \text{HIGH}$ .
54. Address "7FFFF" is the mailbox location for R\_Port of the 9Mb device.
55. L\_Port is configured for Write operation, and R\_Port is configured for Read operation.
56. At least one byte enable (BE0 – BE1) is required to be active during interrupt operations.
57. Interrupt flag is set with respect to the rising edge of the Write clock, and is reset with respect to the rising edge of the Read clock.
58.  $\overline{OE}$  is an asynchronous input signal.
59. When  $\overline{CE}$  changes state, deselection and Read happen after one cycle of latency.
60.  $\overline{CE}_0 = \overline{OE} = \text{LOW}$ ;  $CE_1 = \text{R/W} = \text{HIGH}$ .



**PRELIMINARY**

**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

## Ordering Information

### 512K × 18 (9-Mbit) 3.3V Synchronous CY7C0833V Dual-Port SRAM

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
133	CY7C0833V-133BBC	BB144	144-ball Grid Array 13 mm × 13 mm with 1.0 mm pitch (BGA)	Commercial
100	CY7C0833V-100BBC	BB144	144-ball Grid Array 13 mm × 13 mm with 1.0 mm pitch (BGA)	Commercial
	CY7C0833V-100BBI	BB144	144-ball Grid Array 13 mm × 13 mm with 1.0 mm pitch (BGA)	Industrial

### 256K × 18 (4-Mbit) 3.3V Synchronous CY7C0832V Dual-Port SRAM

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
167	CY7C0832V-167BBC	BB144	144-ball Grid Array 13 mm × 13 mm with 1.0 mm pitch (BGA)	Commercial
167	CY7C0832V-167AC	A120	120-pin Flat Pack 14mm x 14mm (TQFP)	Commercial
133	CY7C0832V-133BBC	BB144	144-ball Grid Array 13 mm × 13 mm with 1.0 mm pitch (BGA)	Commercial
	CY7C0832V-133BBI	BB144	144-ball Grid Array 13 mm × 13 mm with 1.0 mm pitch (BGA)	Industrial
133	CY7C0832V-133AC	A120	120-pin Flat Pack 14mm x 14mm (TQFP)	Commercial
	CY7C0832V-133AI	A120	120-pin Flat Pack 14mm x 14mm (TQFP)	Industrial

### 128K × 18 (2-Mbit) 3.3V Synchronous CY7C0831V Dual-Port SRAM

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
167	CY7C0831V-167BBC	BB144	144-ball Grid Array 13 mm × 13 mm with 1.0 mm pitch (BGA)	Commercial
167	CY7C0831V-167AC	A120	120-pin Flat Pack 14mm x 14mm (TQFP)	Commercial
133	CY7C0831V-167BBC	BB144	144-ball Grid Array 13 mm × 13 mm with 1.0 mm pitch (BGA)	Commercial
	CY7C0831V-167BBI	BB144	144-ball Grid Array 13 mm × 13 mm with 1.0 mm pitch (BGA)	Industrial
133	CY7C0831V-167AC	A120	120-pin Flat Pack 14mm x 14mm (TQFP)	Commercial
	CY7C0831V-167AI	A120	120-pin Flat Pack 14mm x 14mm (TQFP)	Industrial

### 64K × 18 (1-Mbit) 3.3V Synchronous CY7C0830V Dual-Port SRAM

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
167	CY7C0830V-167BBC	BB144	144-ball Grid Array 13 mm × 13 mm with 1.0 mm pitch (BGA)	Commercial
167	CY7C0830V-167AC	A120	120-pin Flat Pack 14mm x 14mm (TQFP)	Commercial
133	CY7C0830V-133BBC	BB144	144-ball Grid Array 13 mm × 13 mm with 1.0 mm pitch (BGA)	Commercial
	CY7C0830V-133BBI	BB144	144-ball Grid Array 13 mm × 13 mm with 1.0 mm pitch (BGA)	Industrial
133	CY7C0830V-133AC	A120	120-pin Flat Pack 14mm x 14mm (TQFP)	Commercial
	CY7C0830V-133AI	A120	120-pin Flat Pack 14mm x 14mm (TQFP)	Industrial

### 32K × 18 (512-Kbit) 3.3V Synchronous CY7C0837V Dual-Port SRAM

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
167	CY7C0837V-167BBC	BB144	144-ball Grid Array 13 mm × 13 mm with 1.0 mm pitch (BGA)	Commercial
133	CY7C0837V-133BBC	BB144	144-ball Grid Array 13 mm × 13 mm with 1.0 mm pitch (BGA)	Commercial
	CY7C0837V-133BBI	BB144	144-ball Grid Array 13 mm × 13 mm with 1.0 mm pitch (BGA)	Industrial






**PRELIMINARY**

**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

**Package Diagram**

**144 FBGA (13 x 13 x 1.6 MM) BB144**



DIMENSIONS IN MILLIMETERS  
 REFERENCE JEDEC: PUBLICATION 95  
 DESIGN GUIDE 4.14D  
 PKG. WEIGHT: 0.53 gms

51-85141-1B




**PRELIMINARY**


**CY7C0837V  
CY7C0830V/CY7C0831V  
CY7C0832V/CY7C0833V**

Package Diagrams (continued)

120-Pin Thin Quad Flatpack (14 x 14 x 1.4 mm) A120



DIMENSIONS IN MILLIMETERS



DETAIL 'A'

51-85100.\*\*

All product and company names mentioned in this document may be the trademarks of their respective holders.



**PRELIMINARY**

**CY7C0837V**  
**CY7C0830V/CY7C0831V**  
**CY7C0832V/CY7C0833V**

## Document History Page

Document Title: FLE <sub>x</sub> 18™ 3.3V 32K/64K/128K/256K/512K x 18 Synchronous Dual-Port RAM Document Number: 38-06059				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	111473	11/27/01	DSG	Change from Spec number: 38-01056 to 38-06059
*A	111942	12/21/01	JFU	Updated capacitance values Updated switching parameters and I <sub>SB3</sub> Updated "Read-to-Write-to-Read (OE Controlled)" waveform Revised static discharge voltage Revised footnote regarding I <sub>SB3</sub>
*B	113741	04/02/02	KRE	Updated I <sub>sb</sub> values Updated ESD voltage Corrected 0853 pins L3 and L12
*C	114704	04/24/02	KRE	Added discussion of Pause/Restart for JTAG boundary scan
*D	115336	07/01/02	KRE	Revised speed offerings for all densities
*E	122307	12/27/02	RBI	Power up requirements added to Maximum Ratings Information
*F	123636	1/27/03	KRE	Revise t <sub>cd2</sub> , t <sub>OE</sub> , t <sub>OHZ</sub> , t <sub>CKHZ</sub> , t <sub>CKLZ</sub> for the CY7C0853V to 4.7 ns
*G	126053	08/11/03	SPN	Separated out 4M and 9M data sheets Updated I <sub>sb</sub> and I <sub>cc</sub> values
*H	129443	11/03/03	RAZ	Updated I <sub>sb</sub> and I <sub>cc</sub> values
*I	231993	See ECN	YDT	Removed "A particular port can write to a certain location while another port is reading that location." from Functional Description.
*J	231813	See ECN	WWZ	Removed x36 devices (CY7C0852/CY7C0851) from this datasheet. Added 0.5M, 1M and 9M x18 devices to it. Changed title to FLE <sub>x</sub> 18 3.3V 32K/64K/128K/256K/512K x18 Synchronous Dual-Port RAM. Changed datasheet to accommodate the removals and additions. Removed general JTAG description. Updated JTAG ID codes for all devices. Added 144FBGA package for all devices. Updated selection guide table and moved to the front page. Updated block diagram to reflect x18 configuration. Added preliminary status back due to the addition of the new devices.
*K	311054	See ECN	RYQ	Minor Change: Correct the revision indicated on the footer.