UC1526A UC2526A UC3526A

Regulating Pulse Width Modulator

FEATURES

- Reduced Supply Current
- Oscillator Frequency to 600kHz
- Precision Band-Gap Reference
- 7 to 35V Operation
- Dual 200mA Source/Sink Outputs
- Minimum Output Cross-Conduction
- Double-Pulse Suppression Logic
- Under-Voltage Lockout
- Programmable Soft-Start
- Thermal Shutdown
- TTL/CMOS Compatible Logic Ports
- 5 Volt Operation (VIN = VC = VREF = 5.0V)


DESCRIPTION

The UC1526A Series are improved-performance pulse-width modulator circuits intended for direct replacement of equivalent non- "A" versions in all applications. Higher frequency operation has been enhanced by several significant improvements including: a more accurate oscillator with less minimum dead time, reduced circuit delays (particularly in current limiting), and an improved output stage with negligible cross-conduction current. Additional improvements include the incorporation of a precision, band-gap reference generator, reduced overall supply current, and the addition of thermal shutdown protection.

Along with these improvements, the UC1526A Series retains the protective features of under-voltage lockout, soft-start, digital current limiting, double pulse suppression logic, and adjustable deadtime. For ease of interfacing, all digital control ports are TTL compatible with active low logic.

Five volt (5V) operation is possible for "logic level" applications by connecting VIN, Vc and VREF to a precision 5V input supply. Consult factory for additional information.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Note 1, 2)

| Input Voltage (+VIN) | +40V |
|---|------|
| Collector Supply Voltage (+Vc) | +40V |
| Logic Inputs0.3V to + | 5.5V |
| Analog Inputs0.3V to | +VIN |
| Source/Sink Load Current (each output) 20 | 0mA |
| Reference Load Current 5 | 0mA |
| Logic Sink Current | 5mA |
| Power Dissipation at TA = +25°C (Note 2) 1000 |)mW |
| Power Dissipation at Tc = +25°C (Note 2) 3000 |)mW |
| Operating Junction Temperature | 50°C |
| Storage Temperature Range65°C to +15 | |
| Lead Temperature (soldering, 10 seconds) +30 | 00°C |
| | |


Note 1: Values beyond which damage may occur.

Note 2: Consult packaging Section of Databook for thermal limitations and considerations of package.

RECOMMENDED OPERATING CONDITIONS

Note 3: Range over which the device is functional and parameter limits are guaranteed.

CONNECTION DIAGRAMS



| PLCC-20, LCC-20 | PACKAGE PIN FUNCTION | | | | | |
|------------------|----------------------|-----|--|--|--|--|
| (TOP VIEW) | FUNCTION | PIN | | | | |
| Q and L Packages | N/C | 1 | | | | |
| | +ERROR | 2 | | | | |
| | -ERROR | 3 | | | | |
| | COMP. | 4 | | | | |
| | Css | 5 | | | | |
| 3 2 1 20 19 | RESET | 6 | | | | |
| 4 18 | - CURRENT SENSE | 7 | | | | |
| | + CURRENT SENSE | 8 | | | | |
| 5 17 | SHUTDOWN | 9 | | | | |
| [6 16] | RTIMING | 10 | | | | |
| [7 15] | Ст | 11 | | | | |
| [8] 14] | Rd | 12 | | | | |
| 9 10 11 12 13 | SYNC | 13 | | | | |
| | OUTPUT A | 14 | | | | |
| | Vc | 15 | | | | |
| | N/C | 16 | | | | |
| | GROUND | 17 | | | | |
| | OUTPUT B | 18 | | | | |
| | +VIN | 19 | | | | |
| | VREF | 20 | | | | |

ELECTRICAL CHARACTERISTICS: +VIN = 15V, and over operating ambient temperature, unless otherwise specified TA = TJ.

| DADAMETER | TEST CONDITIONS | UC1526A / UC2526A | | | | | | LIMITO |
|-------------------------------|---|-------------------|------|-------|------|------|-------|--------|
| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| Reference Section (Note 4) | | | | | | | | |
| Output Voltage | T _J = +25°C | 4.95 | 5.00 | 5.05 | 4.90 | 5.00 | 5.10 | V |
| Line Regulation | +VIN = 7 to 35V | | 2 | 10 | | 2 | 15 | mV |
| Load Regulation | IL = 0 to 20mA | | 5 | 20 | | 5 | 20 | mV |
| Temperature Stability | Over Operating TJ (Note 5) | | 15 | 50 | | 15 | 50 | mV |
| Total Output Voltage Range | Over Recommended Operating Conditions | 4.90 | 5.00 | 5.10 | 4.85 | 5.00 | 5.15 | V |
| Short Circuit Current | VREF = 0V | 25 | 50 | 100 | 25 | 50 | 100 | mA |
| Under-Voltage Lockout | | | | | | | | |
| RESET Output Voltage | VREF = 3.8V | | 0.2 | 0.4 | | 0.2 | 0.4 | V |
| , | VREF = 4.7V | 2.4 | 4.7 | | 2.4 | 4.8 | | V |
| Oscillator Section (Note 6) | | • | • | | | | | • |
| Initial Accuracy | T _J = +25°C | | ±3 | ±8 | | ±3 | ±8 | % |
| Voltage Stability | +Vin = 7 to 35V | | 0.5 | 1 | | 0.5 | 1 | % |
| Temperature Stability | Over Operating TJ (Note 5) | | 2 | 6 | | 1 | 3 | % |
| Minimum Frequency | RT = $150k\Omega$, CT = 20μ F (Note 5) | | | 1 | | | 1 | Hz |
| Maximum Frequency | $RT = 2k\Omega$, $CT = 470pF$ | 550 | | | 650 | | | kHz |
| Sawtooth Peak Voltage | +VIN = 35V | | 3.0 | 3.5 | | 3.0 | 3.5 | V |
| Sawtooth Valley Voltage | +VIN =7V | 0.5 | 1.0 | | 0.5 | 1.0 | | V |
| SYNC Pulse Width | TJ = 25°C, RL = $2.7k\Omega$ to V_{REF} | | 1.1 | | | 1.1 | | μs |
| Error Amplifier Section (No | te 7) | | | | | | | |
| Input Offset Voltage | Rs ≤ 2kΩ | | 2 | 5 | | 2 | 10 | mV |
| Input Bias Current | | | -350 | -1000 | | -350 | -2000 | nA |
| Input Offset Current | | | 35 | 100 | | 35 | 200 | nA |
| DC Open Loop Gain | $RL \ge 10M\Omega$ | 64 | 72 | | 60 | 72 | | dB |
| HIGH Output Voltage | VPIN 1 - VPIN 2 \geq 150mV, ISOURCE = 100 μ A | 3.6 | 4.2 | | 3.6 | 4.2 | | V |
| LOW Output Voltage | VPIN 2 - VPIN 1 \geq 150mV, ISINK = 100 μ A | | 0.2 | 0.4 | | 0.2 | 0.4 | V |
| Common Mode Rejection | Rs≤2kΩ | 70 | 94 | | 70 | 94 | | dB |
| Supply Voltage Rejection | +VIN = 12 to 18V | 66 | 80 | | 66 | 80 | | dB |
| PWM Comparator (Note 6) | | | | | | | | |
| Minimum Duty Cycle | VCOMPENSATION = +0.4V | | | 0 | | | 0 | % |
| Maximum Duty Cycle | VCOMPENSATION = +3.6V | 45 | 49 | | 45 | 49 | | % |
| Digital Ports (SYNC, SHUTE | OOWN, and RESET) | | | | | | | |
| HIGH Output Voltage | ISOURCE = 40µA | 2.4 | 4.0 | | 2.4 | 4.0 | | V |
| LOW Output Voltage | ISINK = 3.6mA | | 0.2 | 0.4 | | 0.2 | 0.4 | V |
| HIGH Input Current | VIH = +2.4V | | -125 | -200 | | -125 | -200 | μΑ |
| LOW Input Current | VIL = +0.4V | | -225 | -360 | | -225 | -360 | μΑ |
| Shutdown Delay | From Pin 8, T _J = 25°C | | 160 | | | 160 | | ns |
| Current Limit Comparator (| Note 8) | | | | | | | |
| Sense Voltage | Rs ≤ 50Ω | 90 | 100 | 110 | 80 | 100 | 120 | mV |
| Input Bias Current | | | -3 | -10 | | -3 | -10 | μΑ |
| Shutdown Delay | From pin 7, 100mV Overdrive, T _J = 25°C | | 260 | | | 260 | | ns |

Note 4: IL = 0mA.

Note 5: Guaranteed by design, not 100% tested in production. Note 6: Fosc = 40kHz, (RT = 4.12k Ω \pm 1%, CT = 0.01µF \pm 1%,

Note 7: VCM = 0 to +5.2V Note 8: $V_{CM} = 0$ to +12V.

Note 10:1/W = 1251/ PT = 11210

Note 9: Vc = +15V.

ELECTRICAL CHARACTERISTICS: +VIN = 15V, and over operating ambient temperature, unless otherwise specified TA = TJ.

| PARAMETER | TEST CONDITIONS | | UC1526A UC2526A | | | UC3526A | | |
|---------------------------------------|----------------------------------|------|--------------------|-----|------|---------|-----|----|
| | | | TYP | MAX | MIN | TYP | MAX | |
| Soft-Start Section | | | | | | | | |
| Error Clamp Voltage | RESET = +0.4V | | 0.1 | 0.4 | | 0.1 | 0.4 | V |
| Cs Charging Current | RESET = +2.4V | 50 | 100 | 150 | 50 | 100 | 150 | μΑ |
| Output Drivers (Each Output) (Note 9) | | | | | | | | |
| HIGH Output Voltage | ISOURCE = 20mA | 12.5 | 13.5 | | 12.5 | 13.5 | | V |
| | ISOURCE = 100mA | 12 | 13 | | 12 | 13 | | V |
| LOW Output Voltage | ISINK = 20mA | | 0.2 | 0.3 | | 0.2 | 0.3 | V |
| | ISINK = 100mA | | 1.2 | 2.0 | | 1.2 | 2.0 | V |
| Collector Leakage | Vc = 40V | | 50 | 150 | | 50 | 150 | μΑ |
| Rise Time | CL = 1000pF (Note 5) | | 0.3 | 0.6 | | 0.3 | 0.6 | μs |
| Fall Time | CL = 1000pF (Note 5) | | 0.1 | 0.2 | | 0.1 | 0.2 | μs |
| Cross-Conduction Charge | Per cycle, T _J = 25°C | | 8 | | | 8 | | nC |
| Power Consumption (Note 1 | 0) | | | | | | | |
| Standby Current | SHUTDOWN = +0.4V | | 14 | 20 | | 14 | 20 | mA |

Note 4: IL = 0mA.

Note 5: Guaranteed by design, not 100% tested in production.

Note 6: Fosc = 40kHz, $(RT = 4.12k\Omega \pm 1\%, CT = 0.01\mu F \pm 1\%,$

 $RD = O \Omega$).


Note 7: VCM = 0 to +5.2V

Note 8: VCM = 0 to +12V.

Note 9: Vc = +15V.

Note 10: $V_{IN} = +35V$, $R_T = 4.12k\Omega$.

Open Loop Test Circuit UC1526A



APPLICATIONS INFORMATION

Voltage Reference

The reference regulator of the UC1526A is based on a precision band-gap reference, internally trimmed to $\pm 1\%$ accuracy. The circuitry is fully active at supply voltages above +7V, and provides up to 20mA of load current to external circuitry at +5.0V. In systems where additional current is required, an external PNP transistor can be used to boost the available current. A rugged low frequency audio-type transistor should be used, and lead lengths between the PWM and transistor should be as short as possible to minimize the risk of oscillations. Even so, some types of transistors may require collector-base capacitance for stability. Up to 1 amp of load current can be obtained with excellent regulation if the device selected maintains high current gain.




Figure 1. Extending Reference Output Current

Under-Voltage Lockout

The under-voltage lockout circuit protects the UC1526A and the power devices it controls from inadequate supply voltage, If +VIN is too low, the circuit disables the output drivers and holds the RESET pin LOW. This prevents spurious output pulses while the control circuitry is stabilizing, and holds the soft-start timing capacitor in a discharged state.

The circuit consists of a +1.2V bandgap reference and comparator circuit which is active when the reference voltage has risen to 3VBE or +1.8V at 25°C. When the reference voltage rises to approximately +4.4V, the circuit enables the output drivers and releases the RESET pin, allowing a normal soft-start. The comparator has 350mV of hysteresis to minimize oscillation at the trip point. When +VIN to the PWM is removed and the reference drops to +4.2V, the under-voltage circuit pulls RESET LOW again. The soft-start capacitor is immediately discharged, and the PWM is ready for another soft-start cycle.

The UC1526A can operate from a +5V supply by connecting the VREF pin to the +VIN pin and maintaining the supply between +4.8 and +5.2V.




Figure 2. Under-Voltage Lockout Schematic Soft-Start Circuit

The soft-start circuit protects the power transistors and rectifier diodes from high current surges during power supply turn-on. When supply voltage is first applied to the UC1526A, the under-voltage lockout circuit holds RESET LOW with Q3. Q1 is turned on, which holds the soft-start capacitor voltage at zero. The second collector of Q1 clamps the output of the error amplifier to ground, guaranteeing zero duty cycle at the driver outputs. When the supply voltage reaches normal operating range, RESET will go HIGH. Q1 turns off, allowing the internal $100\mu\text{A}$ current source to charge Cs. Q2 clamps the error amplifier output to 1VBE above the voltage on Cs. As the soft-start voltage ramps up to +5V, the duty cycle of the PWM linearly increases to whatever value the voltage regulation loop requires for an error null.




Figure 3. Soft-Start Circuit Schematic Digital Control Ports

The three digital control ports of the UC1526A are bi-directional. Each pin can drive TTL and 5V CMOS logic directly, up to a fan-out of 10 low-power Schottky gates. Each pin can also be directly driven by open-collector TTL, open-drain CMOS, and open-collector voltage comparators; fan-in is equivalent to 1 low-power Schottky gate. Each port is normally HIGH; the pin is pulled LOW to activate the particular function. Driving SYNC LOW initiates a discharge cycle in the oscillator. Pulling SHUTDOWN LOW immediately inhibits all PWM output pulses. Holding RESET LOW discharges the soft-start

APPLICATIONS INFORMATION (cont.)

capacitor. The logic threshold is +1.1V at +25°C. Noise immunity can be gained at the expense of fan-out with an external 2k pull-up resistor to +5V.




Figure 4. Digital Control Port Schematic

Oscillators

The oscillator is programmed for frequency and dead time with three components: RT, CT and RD. Two waveforms are generated: a sawtooth waveform at pin 10 for pulse width modulation, and a logic clock at pin 12. The following procedure is recommended for choosing timing values:

- 1. With RD= 0Ω (pin 11 shorted to ground) select values for RT and CT from the graph on page 4 to give the desired oscillator period. Remember that the frequency at each driver output is half the oscillator frequency, and the frequency at the +Vc terminal is the same as the oscillator frequency.
- 2. If more dead time is required, select a larger value of RD. At 40kHz dead time increases by $400ns/\Omega$.
- 3. Increasing the dead time will cause the oscillator frequency to decrease slightly. Go back and decrease the value of RT slightly to bring the frequency back to the nominal design value.

The UC1526A can be synchronized to an external logic clock by programming the oscillator to free-run at a frequency 10% slower than the SYNC frequency.

A periodic LOW logic pulse approximately 0.5 us wide at




Figure 5. Oscillator Connections and Waveforms

the SYNC pin will then lock the oscillator to the external frequency.

Multiple devices can be synchronized together by programming one master unit for the desired frequency, and then sharing its sawtooth and clock waveforms with the slave units. All CT terminals are connected to the CT pin of the master and all SYNC terminals are likewise connected to the SYNC pin of the master. Slave RT terminals are left open or connected to VREF. Slave RD terminal may be either left open or grounded.




Figure 6. Error Amplifier Connections

Error Amplifier

The error amplifier is a transconductance design, with an output impedance of $2M\Omega$. Since all voltage gain takes place at the output pin, the open-loop gain/frequency characteristics can be controlled with shunt reactance to ground. When compensated for unity-gain stability with 100pF, the amplifier has an open-loop pole at 800Hz.

The input connections to the error amplifier are determined by the polarity of the switching supply output voltage. For positive supplies, the common-mode voltage is +5.0V and the feedback connections in Figure 6A are used. With negative supplies, the common-mode voltage is ground and the feedback divider is connected between the negative output and the +5.0V reference voltage, as shown in Figure 6B.




Figure 7 Push-Pull Configuration

APPLICATIONS INFORMATION (cont.) Output Drivers

The totem pole output drivers of the UC1526A are designed to source and sink 100mA continuously and 200mA peak. Loads can be driven either from the output pins 13 and 16, or from the +Vc, as required.

Since the bottom transistor of the totem-pole is allowed to saturate, there is a momentary conduction path from the

+V SUPPLY O Q1 TO OUTPUT FILTER

R2

R1

VC A 13

UC 1526A

GND B 16

RETURN O 15

Figure 8. Single-Ended Configuration

+Vc terminal to ground during switching; however, improved design has limited this cross-conduction period to less than 50ns. Capacitor decoupling at Vc is recommended and careful grounding of Pin 15 is needed to insure that high peak sink currents from a capacitive load do not cause ground transients.






Figure 9. Driving N-Channel Power MOSFETs

TYPICAL CHARACTERISTICS


OSCILLATOR PERIOD vs RT and CT





OUTPUT BLANKING





TYPICAL CHARACTERISTICS (Cont.)


















com 15-Nov-2005

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| 85515022A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | Level-NC-NC-NC |
| 8551502VA | ACTIVE | CDIP | J | 18 | 1 | TBD | A42 SNPB | Level-NC-NC-NC |
| UC1526AJ | ACTIVE | CDIP | J | 18 | 1 | TBD | A42 SNPB | Level-NC-NC-NC |
| UC1526AJ883B | ACTIVE | CDIP | J | 18 | 1 | TBD | A42 SNPB | Level-NC-NC-NC |
| UC1526AL | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | Level-NC-NC-NC |
| UC1526AL883B | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | Level-NC-NC-NC |
| UC2526ADW | ACTIVE | SOIC | DW | 18 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC2526ADWTR | ACTIVE | SOIC | DW | 18 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC2526ADWTRG4 | ACTIVE | SOIC | DW | 18 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC2526AJ | ACTIVE | CDIP | J | 18 | 1 | TBD | A42 SNPB | Level-NC-NC-NC |
| UC2526AN | ACTIVE | PDIP | N | 18 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-NC-NC-NC |
| UC2526ANG4 | ACTIVE | PDIP | N | 18 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-NC-NC-NC |
| UC2526AQ | ACTIVE | PLCC | FN | 20 | 46 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR |
| UC3526ADW | ACTIVE | SOIC | DW | 18 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC3526ADWG4 | ACTIVE | SOIC | DW | 18 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC3526ADWTR | ACTIVE | SOIC | DW | 18 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC3526ADWTRG4 | ACTIVE | SOIC | DW | 18 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC3526AJ | ACTIVE | CDIP | J | 18 | 1 | TBD | A42 SNPB | Level-NC-NC-NC |
| UC3526AN | ACTIVE | PDIP | N | 18 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-NC-NC-NC |
| UC3526ANG4 | ACTIVE | PDIP | N | 18 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-NC-NC-NC |
| UC3526AQ | ACTIVE | PLCC | FN | 20 | 46 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

15-Nov-2005

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265