

# MOS INTEGRATED CIRCUIT $\mu$ PD16315

# 1/4- to 1/12-DUTY FIP<sup>™</sup>(VFD) CONTROLLER/DRIVER

#### **DESCRIPTION**

The μPD16315 is a FIP (Fluorescent Indicator Panel, or Vacuum Fluorescent Display) controller/driver that is driven on a 1/4- to 1/12- duty factor. It consists of 16 segment output lines, 4 grid output lines, 8 segment/grid output drive lines, a display memory, a control circuit, and a key scan circuit. Serial data is input to the  $\mu$ PD16315 through a three-line serial WWW.DZSC.COM interface. This FIP controller/driver is ideal as a peripheral device for a single-chip microcomputer.

#### **FEATURES**


- Multiple display modes: 16-segment & 12-digit to 24-segment & 4-digit
- Key scanning: 16 x 2 matrix
- Dimming circuit: 8 steps
- High-withstanding-voltage output: VDD 35 V MAX.
- LED ports: 4 chs., 20 mA MAX.
- No external resistors necessary for driver outputs: P-ch open-drain + pull-down resistor output WWW.DZSC.COM
- Serial interface: CLK, STB, DIN, DOUT

#### ORDERING INFORMATION


Part Number	Package Package	
μPD16315GB-3BS	44-pin Plastic QFP (10 x 10	)



## 1. BLOCK DIAGRAM



## 2. PIN CONFIGURATION (Top View)



Caution Use all of the power supply pins.


## 3. PIN FUNCTION

Symbol	Pin Name	Pin No.	I/O	Description
Din	Data input	7	Input	Input serial data at rising edge of shift clock, starting from the low order bit.
Dоит	Data output	6	Output	Output serial data at the falling edge of the shift clock, starting from low order bit. This is N-ch open-drain output pin.
STB	Strobe	9	_	Initializes serial interface at the rising or falling edge of the $\mu$ PD16315. It then waits for reception of a command. Data input after STB has fallen is processed as a command. While command data is processed, current processing is stopped, and the serial interface is initialized. While STB is high, CLK is ignored.
CLK	Clock input	8	Input	Reads serial data at the rising edge, and outputs data at the falling edge.
OSC	Oscillator pin	5	-	Connect resistor to this pin to determine the oscillation frequency to this pin. Connect resistor between this pin and GND (Vss).
Seg <sub>1</sub> /KS <sub>1</sub> to Seg <sub>16</sub> /KS <sub>16</sub>	High-withstanding-voltage output (Segment)	14 to 29	Output	Segment output pins (Dual function as key source)
Grid₁ to Grid₄	High-withstanding-voltage output (grid)	39 to 42	Output	Grid output pins
Seg <sub>17</sub> /Grid <sub>12</sub> to Seg <sub>24</sub> /Grid <sub>5</sub>	High-withstanding-voltage output (segment/grid)	31 to 38	Output	These pins are selectable for segment or grid driving.
LED <sub>1</sub> to LED <sub>4</sub>	LED output	1 to 4	Output	CMOS output, +20 mA MAX.
KEY <sub>1</sub> , KEY <sub>2</sub>	Key data input	10, 11	Input	Data input to these pins is latched at the end of the display cycle.
V <sub>DD</sub>	Logic power	13, 43	-	5 V ± 10%
Vss	Logic ground	12, 44	-	Connect this pin to system GND.
VEE	Pull-down level	30		V <sub>DD</sub> – 35 V MAX.

## 4. DISPLAY RAM ADDRESS AND DISPLAY MODE


The display RAM stores the data transmitted to the  $\mu$ PD16315 through the serial communication. The addresses are allocated in 8-bit units.

í	Seg <sub>1</sub> Seg <sub>4</sub>	Seg <sub>8</sub>	Seg <sub>12</sub>	≥ Seg₁∈	Seg <sub>20</sub>	Seg <sub>24</sub>	-
	00H∟	<b>00H</b> ∪	01H∟	<b>01H</b> ∪	02H∟	<b>02H</b> ∪	DIG <sub>1</sub>
	03H∟	<b>03H</b> ∪	04H∟	<b>04H</b> ∪	05H∟	<b>05H</b> ∪	DIG <sub>2</sub>
	06H∟	<b>06H</b> ∪	07H∟	<b>07H</b> ∪	08H∟	<b>08H</b> ∪	DIG₃
	09H∟	<b>09H</b> ∪	0AH∟	0AH∪	0BH∟	0BH∪	DIG <sub>4</sub>
	0CH∟	0CH∪	0DH∟	0DH∪	0EHL	0EHu	DIG₅
	0FH∟	0FH∪	10H∟	<b>10H</b> ∪	11H∟	11H∪	DIG <sub>6</sub>
	12H∟	<b>12H</b> ∪	13H∟	<b>13H</b> ∪	14H∟	<b>14H</b> ∪	DIG <sub>7</sub>
	15H∟	<b>15H</b> ∪	16H∟	<b>16H</b> ∪	17H∟	<b>17H</b> ∪	DIG <sub>8</sub>
	18H∟	<b>18H</b> ∪	19H∟	<b>19H</b> ∪	1AH∟	1AH∪	DIG9
	1BH∟	1BH∪	1CH∟	1CH∪	1DH∟	1DH∪	DIG <sub>10</sub>
	1EH∟	1EH∪	1FH∟	1FH∪	20H∟	<b>20H</b> ∪	DIG <sub>11</sub>
	21H∟	21H∪	22H∟	<b>22H</b> ∪	23H∟	<b>23H</b> ∪	DIG <sub>12</sub>



## 5. KEY MATRIX AND KEY-INPUT DATA STORAGE RAM

The key matrix is made up of a 16 x 2 matrix, as shown below.




The data of each key is stored as follows, and is read with the read command starting from the least significant bit.

ΚI	ΞY1	KEY <sub>2</sub>	KEY <sub>1</sub>	KEY <sub>2</sub>	KEY <sub>1</sub>	KEY2	KEY <sub>1</sub>	KEY <sub>2</sub>		
	Seg <sub>1</sub> /	KS <sub>1</sub>	Seg	2/KS2	Seg	/KS₃	Seg	4/KS4		
	Seg <sub>5</sub> /	KS₅	Seg	s/KS <sub>6</sub>	Seg <sub>7</sub>	/KS <sub>7</sub>	Seg	8/KS8	١.	D 11 O
	Seg <sub>9</sub> /	KS <sub>9</sub>	Seg	/KS <sub>10</sub>	Seg <sub>11</sub>	/KS <sub>11</sub>	Seg <sub>1</sub>	2/KS12	'	Reading Sequence
	Seg <sub>13</sub> /	KS13	Seg <sub>14</sub>	J/KS14	Seg <sub>15</sub>	/KS <sub>15</sub>	Seg	6/KS16	lack	
	h0	h1	h2	h3	h4	h5	h6	h7		

#### 5.1 LED Port

Data is written to the LED port with the write command, starting from the least significant bit. "L" output when the bit of this port is 0, and "H" output when the bit is 1. The data of bits after the 5th bit are ignored.



Remark Power ON application, all the LED ports are "L" output.

**NEC**  $\mu$ PD16315

#### 6. COMMANDS


Commands set the display mode and status of the FIP<sup>TM</sup> (VFD) driver.

The first 1 byte input to the  $\mu$ PD16315 through the D<sub>IN</sub> pin after the STB pin has fallen is regarded as a command. If STB is set high while commands/data are transmitted, serial communication is initialized, and the commands/data being transmitted are invalid (however, the commands/data previously transmitted remain valid).

#### (1) Display mode setting commands

These commands initialize the  $\mu$ PD16315 and select the number of segments and the number of grids (1/4- to 1/12-duty, 16 segments to 24 segments).


When these commands are executed, the display is forcibly turned OFF, and key scanning is also stopped. To resume display, the display command "ON" must be executed. If the same mode is selected, however, nothing happens.



**Remark** Power ON application, the 12-digit, 16-segment mode is selected.

## (2) Data setting commands


These commands set data write and data read modes.



Remark Power ON application, the normal operation and address increment modes are set.

## (3) Address setting commands

These commands set an address of the display memory.




Remarks 1. If address 24H or higher is set, data is ignored, until a valid address is set.

2. Power ON application, the address is set to 00H.

**NEC**  $\mu$ PD16315

## (4) Display control commands




Note Power ON application, key scanning is stopped.

**Remark** Power ON application, the 1/16 pulse width is set and the display is turned OFF.

9

## 7. KEY SCANNING AND DISPLAY TIMING




**Remark** One cycle of key scanning consists of two frame, and data in a 16 x 2 matrix is stored in RAM.

## **Key Scan Expansion**


1st frame	DIC	1	2	3	4	5	6	7	8	DIC
2nd frame	DIGn	9	10	11	12	13	14	15	16	DIG <sub>1</sub>

## 8. SERIAL COMMUNICATION FORMAT

Reception (command/data write)



Transmission (data read)



**Note** When data is read, a wait time twalt of 1  $\mu$ s is necessary since the rising of the eighth clock that has set the command, until the falling of the first clock that has read the data.

**Remark** Because the Dout pin is an N-ch, open-drain output pin, be sure to connect an external pull-up resistor (1 to 10 k $\Omega$ ) to this pin.

#### 9. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T<sub>A</sub> = 25°C, Vss = 0 V)

		,	
Parameter	Symbol	Ratings	Unit
Logic Supply Voltage	V <sub>DD</sub>	-0.5 to +6.0	V
Driver Supply Voltage	VEE	V <sub>DD</sub> + 0.5 to V <sub>DD</sub> - 40	V
Logic Input Voltage	Vıı	-0.5 to V <sub>DD</sub> + 0.5	V
FIP Driver Output Voltage	V <sub>O2</sub>	VEE - 0.5 to VDD + 0.5	V
LED Driver Output Current	l <sub>01</sub>	±20	mA
FIP Driver Output Current	lo <sub>2</sub>	-40 (grid)	mA
		-15 (segment)	
Power Dissipation	PD	800 <sup>Note</sup>	mW
Operating Ambient Temperature	TA	-40 to +85	°C
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C

**Note** Derate at  $-6.4 \text{ mW/}^{\circ}\text{C}$  at  $T_A = 25^{\circ}\text{C}$  or higher.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range ( $T_A = -20 \text{ to } 70^{\circ}\text{C}$ ,  $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic Supply Voltage	V <sub>DD</sub>	4.5	5	5.5	V
High-Level Input Voltage	VIH	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
Low-Level Input Voltage	VIL	0		0.3 V <sub>DD</sub>	V
Driver Supply Votlage	VEE	0		V <sub>DD</sub> – 35	V

Remark Maximum power consumption PMAX. = FIP driver dissipation + RL dissipation + LED driver dissipation

+ dynamic power consumption

Where segment current = 3 mA, grid current = 15 mA, and LED current = 20 mA,

FIP driver dissipation = number of segments x 6 + number of grids/(number of grids + 1) x 30 (mW)

R<sub>L</sub> dissipation  $\cong (V_{DD} - V_{EE})^2/50 \text{ x (number of segments + 1) (mW)}$ 

LED driver dissipation = number of LEDs x 20 (mW)

Dynamic power consumption =  $V_{DD} \times 5 \text{ (mW)}$ 



## Electrical Characteristics ( $T_A = -20 \text{ to } +70^{\circ}\text{C}$ , $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ , $V_{SS} = 0 \text{ V}$ , $V_{EE} = V_{DD} - 35 \text{ V}$ )

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
High-Level Output Voltage	V <sub>OH1</sub>	LED1 - LED4, Iон1 = -15 mA	V <sub>DD</sub> – 1			V
Low-Level Output Voltage	V <sub>OL1</sub>	LED1 - LED4, IOL1 = +15 mA			1	V
Low-Level Output Voltage	V <sub>OL2</sub>	Dout, Iol2 = 4 mA			0.4	V
High-Level Output Current	<b>І</b> ОН21	Vo = V <sub>DD</sub> - 2 V, Seg <sub>1</sub> / KS <sub>1</sub> to Seg <sub>16</sub> / KS <sub>16</sub>	-3			mA
High-Level Output Current	Iон22	Vo = VDD - 2 V, Grid1 to Grid4 Seg <sub>17</sub> / Grid12 to Seg <sub>24</sub> / Grid5	-15			mA
Driver Leakage Current	loleak	Vo = V <sub>DD</sub> – 35 V, driver OFF			-10	μΑ
Output Pull-Down Resistor	RL	Driver output	40	65	120	kΩ
Input Current	lı	V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>			±1	μΑ
High-Level Input Voltage	VIH		0.7 V <sub>DD</sub>			V
Low-Level Input Voltage	VIL				0.3 V <sub>DD</sub>	V
Hysteresis Voltage	Vн	CLK, Din, STB		0.35		V
Dynamic Current Consumption	I <sub>DDdyn</sub>	Under no load, display OFF			5	mA

## Switching Characteristics ( $T_A = -20 \text{ to } +70^{\circ}\text{C}$ , $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ , $V_{EE} = -30 \text{ V}$ )


Parameter	Symbol	Te	est Conditions	MIN.	TYP.	MAX.	Unit
Oscillation Frequency	fosc	R = 82 kΩ		350	500	650	kHz
Propagation Delay Time	<b>t</b> PLZ	$CLK  o D_OUT$				300	ns
	<b>t</b> PZL	C <sub>L</sub> = 15 pF, F	$R_L = 10 \text{ k}\Omega$			100	ns
Rise Time	<b>t</b> TZH1	C <sub>L</sub> = 300 pF	Seg <sub>1</sub> /KS <sub>1</sub> to Seg <sub>16</sub> /KS <sub>16</sub>			2	μs
	<b>t</b> TZH2		Grid <sub>1</sub> to Grid <sub>4</sub> ,			0.5	μs
			Seg <sub>17</sub> /Grid <sub>12</sub> to				
			Seg₂₄/Grid₅				
Fall Time	tтнz	C <sub>L</sub> = 300 pF,	Segn, Gridn			160	μs
Maximum Clock Frequency	fmax.	Duty = 50%		1			MHz
Input Capacitance	Cı					15	pF

## Timing Conditions (T<sub>A</sub> = -20 to 70°C, V<sub>DD</sub> = 4.5 to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PWclk		400			ns
Strobe Pulse Width	PWstb		1			μs
Data Setup Time	tsetup		100			ns
Data Hold Time	<b>t</b> HOLD		100			ns
Clock-Strobe Time	tclk-stb	$CLK \uparrow \to STB \uparrow$	1			μs
Wait Time	twait	$CLK \uparrow \to CLK \downarrow^{\textbf{Note}}$	1			μs


Note Refer to the SERIAL COMMUNICATION FORMAT.

## **Switching Characteristic Waveforms**



## 10. APPLICATIONS

## Updating display memory by incrementing address



Command 1 : sets display mode


Command 2 : sets data

Command 3 : sets address

Data 1 to n : transfers display data (36 bytes MAX.)


Command 4 : controls display


## **Updating specific address**



Command 1 : sets data
Command 2 : sets address
Data : display data

## 11. CIRCUIT EXAMPLE FOR APPLICATION







 $\begin{array}{ll} \textbf{Remark} & R_1,\, R_4 = 1 \text{ k to } 10 \text{ k}\Omega \\ & R_2 = 82 \text{ k}\Omega \\ & R_3 = 330 \text{ to } 1 \text{ k}\Omega \\ & C = 0.1 \, \mu \text{ to } 1.0 \, \mu\text{F} \end{array}$ 

## 12. PACKAGE DRAWING

# 44-PIN PLASTIC QFP (10x10)



detail of lead end



## NOTE

Each lead centerline is located within 0.16 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	13.2±0.2
В	10.0±0.2
С	10.0±0.2
D	13.2±0.2
F	1.0
G	1.0
Н	$0.37^{+0.08}_{-0.07}$
I	0.16
J	0.8 (T.P.)
K	1.6±0.2
L	0.8±0.2
М	$0.17^{+0.06}_{-0.05}$
N	0.10
Р	2.7±0.1
Q	0.125±0.075
R	3°+7° -3°
S	3.0 MAX.
	S44GB-80-3BS-

S44GB-80-3BS-

## 13. RECOMMENDED SOLDERING CONDITIONS

The following conditions must be met for soldering conditions of the  $\mu$  PD16315.

For more details, refer to the Semiconductor Device Mounting Technology Manual (C10535E).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

## **Type of Surface Mount Device**

 $\mu$  PD16315GB-3BS : 44-pin plastic QFP (10 x 10)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak package's surface temperature: 235°C or below,	IR35-00-3
	Reflow time: 30 seconds or below (210°C or higher),	
	Number of reflow process: MAX.3	
VPS	Peak package's temperature: 215°C or below,	VP15-00-3
	Reflow time: 25 to 40 seconds (200°C or higher),	
	Number of reflow process: MAX.3	
Wave Soldering	Solder temperature: 260°C or below,	WS60-00-1
	Flow time: 10 seconds or below	
	Temperature of pre-heat: 120°C pr below (Plastic surface	
	temperature)	
	Number of flow process: 1	
Partial heating method	Terminal temperature: 300°C or below,	_
	Time 3 seconds or below (per side of pin position)	

Caution Do not apply more than a single process at once, except for partial heating method.

#### NOTES FOR CMOS DEVICES -

#### (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.