

5000-BIT × 3 CCD COLOR LINEAR IMAGE SENSOR

The μ PD3725A is a high sensitivity 5000-bit × 3 CCD (Charge Coupled Device) color linear image sensor which changes optical images to electrical signal and has the function of color separation.

The µPD3725A has 3 rows of 5000-bit photocell array and 6 rows of 2500-bit charge transferred register, so it is suitable for high resolution color image scanners and digital color copiers.

FEATURES

- Valid photocell : 5000-bit $\times 3$
- Photocell's pitch : 14 μ m
- Line distance : 112 μm (8 lines) R(red) bit-G(green) bit, Gbit-B(blue)bit
- Color filter : Primary colors (red, green and blue), pigment filter (with light resistance 10⁷lx•Hour)
- Resolution : 16 dot/mm across the shorter side of a B4-size (257 × 364 mm) sheet
- Drive clock level : CMOS output under 5 V operation
- Data rate : 16 MHz MAX.
- High speed scan : 320 μs/line
- Power supply : +12 V

- CHANGED POINTS from the μ PD3725D-01

• Pins 18 and 15, 17 and 14, 11 and 8, 12 and 9 are each connected inside of the device (refer to **BLOCK DIAGRAM**).

NWW.DZSC.CO


• The specification of the total transfer efficiency (TTE) is improved from 92 % to 93.5 % (MIN.) (refer to **ELECTRICAL CHARACTERISTICS**).

ORDERING INFORMATION

Part Number	Package
μPD3725AD	CCD linear image sensor 24-pin ceramic DIP (600 mil)




BLOCK DIAGRAM




PIN CONFIGURATIONS (Top View)

NEC

CCD linear image sensor 24-pin ceramic DIP (600 mil)



PHOTOCELL STRUCTURE DIAGRAM



ABSOLUTE MAXIMUM RATINGS (TA = +25 °C)

Parameter	Symbol	Ratings	Unit
Output drain voltage	Vod	-0.3 to +15	V
Shift register clock voltage	V _{\$\phi1\$} , V _{\$\phi2\$}	-0.3 to +15	V
Reset signal voltage	Vørib, Vørib	-0.3 to +15	V
Transfer gate signal voltage	V _Ø TG	-0.3 to +15	V
Operating ambient temperature	Та	-25 to +60	°C
Storage temperature	Tstg	-40 to +100	°C

Caution Exposure to Absolute Maximum Rating for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently.

RECOMMENDED OPERATING CONDITIONS (TA = +25 °C)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Output drain voltage	Vod	11.4	12.0	12.6	V
Shift register clock signal high level	V _{ø1} H, V _{ø2} H	4.5	5	5.5	V
Shift register clock signal low level	Vø1L, Vø2L	-0.3	0	+0.5	V
Reset signal high level	Vøribh, Vør2bh	4.5	5	5.5	V
Reset signal low level	Vøribl, Vør2bl	-0.3	0	+0.5	V
Transfer gate signal high level	V _ø tgh	4.5	5	5.5	V
Transfer gate signal low level	Vøtgl	-0.3	0	+0.5	V
Data rate	$2 imes f_{\phi R1B}, 2 imes f_{\phi R2B}$	_	2	16	MHz

Remark ϕ 1: ϕ 1A1 to ϕ 1A4, ϕ 1L

φ2: φ2A1 to φ2A4, φ2L

ELECTRICAL CHARACTERISTICS

 $T_{A} = +25 \text{ °C}, V_{OD} = 12 \text{ V}, f_{\emptyset R1B}, f_{\emptyset R2B} = 1 \text{ MHz}, \text{ data rate} = 2 \text{ MHz}, \text{ storage time} = 10 \text{ ms},$ light source: 3200 K halogen lamp +C-500S (infrared cut filter, t = 1 mm), input signal clock = 5 V_{P-P}


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Saturation voltage	Vsat		1.0	1.3	-	V
	SER			0.3		lx•s
Saturation exposure	SEG			0.3		lx•s
	SEB			0.6		lx•s
Photo response non-uniformity	PRNU	Vout = 500 mV		±6	±15	%
Average dark signal	ADS	Light shielding		0.1	5	mV
Dark signal non-uniformity	DSNU	Light shielding	-5	0.5	+5	mV
Power consumption	Pw			300	500	mW
Output impedance	Zo			0.5	1	kΩ
	RR		2.71	3.87	5.03	V/lx∙s
Response	Rg		2.66	3.80	4.91	V/Ix•s
	Rв		1.45	2.07	2.70	V/Ix•s
Image lag	IL	Vout = 500 mV		2	5	%
Offset level ^{Note 1}	Vos		4	6	8	V
Output fall delay time ^{Note 2}	ta		33	40	47	ns
Total transfer efficiency	TTE	$f_{\phi R1B}$, $f_{\phi R2B} = 8$ MHz, data rate = 16 MHz	93.5	98		%
Register imbalance	RI	Vout = 500 mV	0.0		4.0	%
Red response peak				630		nm
Green response peak				540		nm
Blue response peak				460		nm
Dynamic range	DR	Vsat/DSNU		2600		times
Reset feed through noise	RFSN	Light shielding		300	500	mV

Notes 1. Refer to TIMING CHART 3, 5.

2. Each fall delay time of ϕ 1L and ϕ 2L (t₁₁, t₂₇ and t₁, t₃₇) is the TYP. value (refer to TIMING CHART 3, 5).


INPUT PIN CAPACITANCE


Parameter	Symbol	Pin name	Pin No.	MIN.	TYP.	MAX.	Unit
		φTG1	16		300	450	
Transfer gate pin capacitance	С <i>ф</i> тб	φTG2	13				pF
		φTG3	10				
Peast slock sin appositores	0.4-	¢R1B	20		50	80	~ F
Reset clock pin capacitance	C <i>ø</i> r	φR2B	5	1	50		pF
	C +	<i>ф</i> 1L	19		100	150	~ F
Last stage shift register clock pin capacitance	C <i>φ</i> ∟	<i>ф</i> 2L	6				pF
		<i>φ</i> 1A1	18		250	380	. F
	0.4	<i>ф</i> 1A4	8				
Shift register clock pin capacitance A	CφA	<i>ф</i> 2A1	17	1			pF
		<i>ф</i> 2A4	9				
		φ1A2	15				
	<u></u>	<i>ф</i> 1A3	11		750	- 5	
Shift register clock pin capacitance B	Сфв	<i>φ</i> 2A2	14	1	500	750	pF
		<i>ф</i> 2A3	12	1			






TIMING CHART 1





TIMING CHART 3 (Usual speed drive $f\phi_{R1B}$, $f\phi_{R2B} = 1$ to 5 MHz)






Recommended Timing


			(Unit: ns)
Symbol	MIN.	TYP.	MAX.
t1, t11	0	10	-
t2, t12	0	50	-
t3, t5, t13, t15	0	5	-
t4, t14	20	50	-
t6, t16	20	50	-
t7, t17	20	50	-
t8, t18	0	50	-
t9, t19	1000	2000	-
t 10	100	500	-

φ1A, φ2A cross points

*φ*1L, *φ*2A cross points




φ1A, φ2L cross points



Remark 1. Adjust input resistance of each pin for cross points (\$\phi1A\$, \$\phi2A\$), (\$\phi1L\$, \$\phi2A\$) and (\$\phi1A\$, \$\phi2L\$)
2. \$\phi1A\$: \$\phi1A1\$ to \$\phi1A4\$
\$\phi2A\$: \$\phi2A1\$ to \$\phi2A4\$





TIMING CHART5 (High speed drive $f\phi_{R1B}$, $f\phi_{R2B} = 5$ to 8 MHz)

			(Unit: ns)
Symbol	MIN.	TYP.	MAX.
t21, t31	0	10	—
t22, t32	0	30	—
t23, t25, t33, t35	0	5	_
t24, t34	20	t30/2	_
t26, t36	10	20	—
t27, t37	0	10	_
t 30	60	100	_

Recommended Timing (High speed drive $f\phi_{R1B}$, $f\phi_{R2B} = 5$ to 8 MHz)

Caution When driving μ PD3725A according to timing shown in TIMING CHART 3 at high speed, period of signal output is shorten, therefore data may not be sampled normally.


To sample data normally, drive μ PD3725A according to timing shown in TIMING CHART 5. To extend the period of signal output, falling edge of last gate shift register clock ϕ 1L, ϕ 2L should be earlier than that of shift register clock ϕ 1A, ϕ 2A.

When making the falling edge of ϕ 1L, ϕ 2L early, output signal is effected by noise from reset clock ϕ R1B, ϕ R2B. To avoid the effection of this noise, the falling edge of ϕ R1B, ϕ R2B should be set earlier.


Driving at high speed, drive capability is necessary to be powered up. So design the peripheral circuit referring to peripheral circuit example 2.

DEFINITIONS OF CHARACTERISTIC ITEMS

- Saturation voltage: V_{sat}
 Output signal voltage at which the response linearity is lost.
- Saturation exposure: SE Product of intensity of illumination (Ix) and storage time(s) when saturation of output voltage occurs.
- Photo response non-uniformity: PRNU
 The peak/bottom ratio to the average output voltage of all the valid bits calculated by the following formula.




n: Number of valid bitsV_j: Output voltage of each bit



 Average dark signal: ADS Output average voltage in light shielding

$$ADS(mV) = \frac{1}{n} \sum_{i=1}^{n} V_i$$

 Dark signal non-uniformity: DSNU The difference between peak or bottom output voltage in light shielding and ADS.




Output impedance: Zo
 Output pin impedance viewed from outside.

7. Response: R

Output voltage divided by exposure (lx•s). Note that the response varies with a light source.

8. Image Lag: IL


The rate between the last output voltage and the next one after read out the data of a line.




9. Register Imbalance: RI


The rate of the difference between the averages of the output voltage of Odd and Even bits, against the average output voltage of all the valid bits.


$$RI = \frac{\frac{2}{n} \left| \sum_{j=1}^{\frac{n}{2}} (V_{2j-1} - V_{2j}) \right|}{\frac{1}{n} \sum_{j=1}^{n} V_j} \times 100 \ (\%)$$



STANDARD CHARACTERISTIC CURVES (TA = +25 °C)








Remarks 1. Inverters: 74AC04

2. For * inverter, use high speed inverter which has double driving capability of 74AC04

PACKAGE DIMENSIONS (Unit: mm)

CCD LINEAR IMAGE SENSOR 24PIN CERAMIC DIP (600 mil)

(Unit : mm)



(1) pin 1 index and (2), (3) connecting parts are made of silver wax and plated with gold. As they are electrically connected with GND, be sure not to touch with other wirings on the board.

Name	Dimensions	Refractive index
Glass cap	$89.0\times13.6\times1.0$	1.5

(2.33)

2.0±0.3

24D-1CCD-PKG-2

0.25±0.05

RECOMMENDED SOLDERING CONDITIONS

When soldering this product, it is highly recommended to observe the conditions as shown below. If other soldering processes are used, or if the soldering is performed under different conditions, please make sure to consult with our sales offices.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Type of Through Hole Device

µPD3725AD : CCD linear image sensor 24-pin ceramic DIP (600 mil)

Process	Conditions
Wave soldering (only to leads)	Solder temperature: 260 °C or below, Flow time: 10 seconds or less.
Partial heating method	Pin temperature: 260 °C or below, Heat time: 10 seconds or less (Per each lead).

Caution For through hole devices, the wave soldering process must be applied only to leads, and make sure that the package body does not get jet soldered.

[MEMO]

NOTES FOR CMOS DEVICES-

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function. The application circuits and their parameters are for references only and are not intended for use in actual design-in's.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.

M4 94.11