# ON－SCREEN CHARACTER DISPLAY CMOS IC FOR 512－CHARACTER， 12－ROW，28－COLUMN，CAMERA－CONTAINED VCR 

The $\mu$ PD6467 is a CMOS LSI for on－screen character display，and can be used in combination with a microcomputer to display the tape counter，time，and date in the view finder of a video camera，or the time of a video tape，messages such as dates on pictures，and channel number on a TV screen．

Characters are displayed in 12 （horizontal）by 18 （vertical）dots．Two or more characters can be combined to display Kanji（Japanese characters）and symbols．This LSI supports color view finders and is provided with three sets of character output signals（RGB output：for color view finder，VC1 output：for recording（or monitor pin），Vc2 output：for monitor pin（or recording））．

In addition，the $\mu$ PD6467 is also equipped with a power－ON clear function and a video RAM batch clear command so that it can mitigate the workload of the microcomputer．

The command format of this LSI is identical to that of the existing models，the $\mu$ PD6461， 6462 and 6466，and therefore，the $\mu$ PD6467 is compatible with the existing models，and the software resources for the existing models can be used．

## FEATURES

－Number of display characters
－Types of character
－Character size
－Number of character colors
－Framing
－Dot matrix
－Blinking
－Character color reversing function ：
－Character left and right reverse
－Background
－Blue back function
－External dot clock input
－Signal output
： 12 rows， 28 columns（ 336 characters）
： 512 types（ROM）．Changeable by using mask code option．
：Can be expanded up to four－fold in vertical and horizontal directions independently，in units of lines．
： 8 colors
：Framing or no framing，or white or black framing selectable in screen units． ： 12 （horizontal）$\times 18$（vertical）dot configuration．No gap between adjacent characters．
：Blinking can be turned ON／OFF in character units．The blinking ratio is 1：1． The blinking frequency can be selected from about 1 Hz ，about 2 Hz ，and about 0.5 Hz in screen unit．
：The color of the character and that of the background can be reversed．
：Left and right can be reversed for display in character units．
：No background，blank background，or filled background selectable in screen units．
：Blue or white can be selected as the background．
：Frequency 2－divide function is selectable．
3 sets（output（1）R，G，B＋BLK／VC1＋Vblk1／VC2＋Vblk2 and output（2）R＋ Rbцк／B＋Bbцк／G＋Gbцк selectable by command）
When output（1）is selected， $\mathrm{V}_{\mathrm{C} 1}$ and $\mathrm{V}_{\mathrm{C} 2}$ outputs can be selected from three types．
：Implemented by video RAM batch clear command or by clear function on power－ON．
－Video RAM data clear

- Interface with microcomputer : 8-bit variable word length serial input (LSB first/MSB first selectable by command)
- Supply voltage : Supports low voltage (2.0 to 3.6 V)
- Process : CMOS low power consumption
- Small package size : 20-pin plastic shrink SOP (225 mil)


## ORDERING INFORMATION

| Part Number | Package |
| :---: | :---: |
| $\mu$ PD6467GR-xxx | 20-pin plastic shrink SOP $(225 \mathrm{mil})$ |

Remarks 1. NEC's standard model is the $\mu$ PD6467GR-001.
For the details of the character generator ROM, refer to 5. CHARACTER PATTERNS.
2. $x x x$ indicates a ROM code suffix.
BLOCK DIAGRAM

Remark Signals in ( ) are set by using an initial status setting command (RGB + RGB compatible blanking).

## PIN CONFIGURATION (Top View)

20-pin plastic shrink SOP (225 mil)
$\mu$ PD6467GR-xxx


Remarks 1. xxx indicates a ROM code suffix.
2. Signals in ( ) are set by using an initial status setting command (RGB + RGB compatible blanking).

| Bblk | Blanking B |
| :---: | :---: |
| BLK1, BLK2 | Blanking Output 1, 2 |
| CLK | Clock |
| CMDCT | Command Control |
| $\overline{\mathrm{CS}}$ | Chip Select |
| DATA | Data Input |
| Gblk | Blanking G |
| GND | Ground |
| Hsync | Horizontal Synchronous Signal Input |
| OSCin | Oscillator Input |
| OSCout | Oscillator Output |
| PCL | Power-ON Clear |
| Rblk | Blanking R |
| TEST | Test |
| VB | Character Signal Output |
| Vblk | Blanking Signal Output for $\mathrm{V}_{\mathrm{R}}, \mathrm{V}_{\mathrm{G}}, \mathrm{V}_{\mathrm{B}}$ |
| $\mathrm{V}_{\mathrm{C} 1}, \mathrm{~V}_{\mathrm{c} 2}$ | Character Signal Output 1, 2 |
| Vdd | Power Supply |
| $V_{G}$ | Character Signal Output |
| VR | Character Signal Output |
| $\overline{\text { Vsync }}$ | Vertical Synchronous Signal Input |

## PIN FUNCTIONS

| Pin No. | $\begin{gathered} \text { Pin } \\ \text { Symbol }{ }^{\text {Note }} \end{gathered}$ | Pin Name ${ }^{\text {Note }}$ | Function |
| :---: | :---: | :---: | :---: |
| 1 | CLK | Clock input | This pin inputs a clock for reading data. Data input to the DATA pin is read at the rising edge of this clock. |
| 2 | $\overline{\mathrm{CS}}$ | Chip select input | Serial transfer can be accepted if this pin is made low. |
| 3 | DATA | Serial data input | This pin inputs control data. Data is read in synchronization with the clock input to the CLK pin. |
| 4 | $\overline{\mathrm{PCL}}$ | Power-ON clear | This pin, when high, initializes the internal circuitry of the IC on power application. |
| 5 | Vdd | Power supply | This pin supplies power. |
| 6 | CMDCT | Command specification select | This pin selects whether a command is input with the LSB first or MSB first. <br> When this pin is low, the command is input with the LSB first; when it is high, the command is input with the MSB first. To input the command with the LSB first, this pin may be opened. |
| $\begin{aligned} & 7 \\ & 8 \end{aligned}$ | $\begin{aligned} & \text { OSCout } \\ & \text { OSCin } \end{aligned}$ | LC oscillation I/O (OSCin: external clock input) | These are an input and an output pin for an oscillation circuit that generates a dot clock. <br> A coil and capacitor for oscillation are connected to these pins. (If the input of an external clock is selected by the initial status setting command, an external clock (clock synchronized with $\overline{H s y n c}$ ) is input. OSCout is opened at this time.) |
| 9 | TEST | Test pin | This pin is used to test the IC. Normally, connect this pin to GND. When the TEST pin is connected to GND, the test mode is not set. |
| 10 | GND | Ground pin | Connect this pin to GND of the system. |
| 11 | BLK1 | Blanking signal output 1 | This pin outputs a blanking signal to cut the video signal. <br> It supports output of $\mathrm{V}_{\mathrm{c} 1}$, and is high-active. <br> (If RGB compatible blanking is selected by a command, this pin outputs the logical sum of Rвцк, Gвьк, and Bвьк.) |
| 12 | $\mathrm{V}_{\mathrm{C} 1}$ | Character signal output 1 | This pin outputs a character signal, and is high-active. <br> (If RGB compatible blanking is selected by a command, this pin outputs the logical sum of $\mathrm{V}_{\mathrm{R}}, \mathrm{V}_{\mathrm{G}}$, and $\mathrm{V}_{\mathrm{B}}$.) |
| 13 | BLK2 <br> (Rblк) | Blanking signal output 2 (blanking R) | This pin outputs a blanking signal to cut the video signal. It supports output of $\mathrm{V}_{\mathrm{c} 2}$, and is high-active. <br> (This pin outputs a blanking signal supporting output of $V_{R}$ and is high-active.) |
| 14 | $\begin{gathered} \mathrm{V}_{\mathrm{c} 2} \\ \left(\mathrm{G}_{\mathrm{BLK}}\right) \end{gathered}$ | Character signal output 2 (blanking G) | This pin outputs a character signal, and is high-active. <br> (This pin outputs a blanking signal supporting output of $\mathrm{V}_{\mathrm{G}}$ and is high-active.) |
| 15 | Vblk <br> (Bblк) | Blanking signal output (blanking B) | This pin outputs a blanking signal to cut the video signal. It supports output of $\mathrm{V}_{\mathrm{R}}, \mathrm{V}_{\mathrm{G}}$, and $\mathrm{V}_{\mathrm{B}}$, and is high-active (this pin outputs a blanking signal supporting output of $\mathrm{V}_{\mathrm{B}}$ and is high-active). |
| $\begin{aligned} & 16 \\ & 17 \\ & 18 \end{aligned}$ | $\begin{aligned} & V_{R} \\ & V_{G} \\ & V_{B} \end{aligned}$ | Character signal output | This pin outputs a character signal, and is high-active. |
| 19 | $\overline{\text { Vsync }}$ | Vertical sync signal input | This pin inputs a vertical sync signal. Input a negative sync signal. |
| 20 | $\overline{\text { Hsync }}$ | Horizontal sync signal input | This pin inputs a horizontal sync signal. Input a negative sync signal. |

Note Signals in ( ) are set by the initial status setting command (RGB + RGB compatible blanking).

## CONTENTS

1. INITIAL STATUS SETTING ..... 9
1.1 Initial Status Setting ..... 9
1.2 Application Block Diagram ..... 11
1.3 Display with $\mathrm{RGB}+\mathrm{V}_{\mathrm{c} 1}+\mathrm{V}_{\mathrm{c} 2}$ Pins ..... 12
1.3.1 Character signal output with output select option A ..... 15
1.3.2 Character signal output with output select option B ..... 16
1.3.3 Character signal output with output select option C ..... 17
1.3.4 Displaying characters specified by Vc2 ..... 18
2. COMMAND ..... 19
2.1 Command Format ..... 19
2.2 Command List ..... 19
2.3 Power-ON Clear Function ..... 21
3. DETAILS OF COMMANDS ..... 22
3.1 Video RAM Batch Clear Command ..... 22
3.2 Display Control Command ..... 23
3.3 Background Color/Frame Color Control Command ..... 26
3.4 3-Channel Independent Display ON/OFF Command ..... 27
3.5 Character Color Reverse ON/OFF Command ..... 28
3.6 Blue Back ON/OFF Command ..... 30
3.7 Character Address Bank Select Command ..... 31
3.8 Output Switch Control Command ..... 32
3.9 Character Display Position Control Command ..... 34
3.10 Write Address Control Command ..... 36
3.11 Output Pin Control Command ..... 37
3.12 Character Size Control Command ..... 38
3.13 3-Channel Background Control Command ..... 39
3.14 Initial Status Setting Command ..... 43
3.15 Display Character Control Command ..... 44
3.16 Test Mode ..... 47
4. TRANSFERRING COMMANDS ..... 48
$4.1 \quad$ 1-Byte Command ..... 48
4.2 2-Byte Command ..... 48
4.3 2-Byte Successive Commands ..... 49
4.4 Successive Input of Command ..... 50
4.4.1 When 2-byte successive command end code is not used ..... 50
4.4.2 When 2-byte successive command end code is used ..... 50
5. CHARACTER PATTERNS ..... 51
6. ELECTRICAL CHARACTERISTICS ..... 59
7. APPLICATION CIRCUIT EXAMPLE ..... 64
8. PACKAGE DRAWING ................................................................................................................... 65
9. RECOMMENDED SOLDERING CONDITIONS .............................................................................. 66

## 1. INITIAL STATUS SETTING

### 1.1 Initial Status Setting

The $\mu \mathrm{PD} 6467$ selects the following parameters by using an initial status setting command.

|  | Parameter | Selected by: |  |  |
| :---: | :---: | :---: | :---: | :---: |
| (1) | Dot clock | LC oscillation |  | External clock input |
| (2) | Vertical display start position | 3-row unit setting |  | 9-row unit setting |
| (3) | Pin selection | $\mathrm{RGB}+\mathrm{V}_{\mathrm{C} 1}+\mathrm{V}_{\mathrm{c} 2}$ |  | RGB + RGB compatible BLK (RGB + 3BLK) |
| (4) | Output selection | Option A | Option B | Option C |
| (5) | Character color reversal specification selection | Black character |  | White character |
| (6) | Function selection | Character blinking |  | Character left/right reversal |
| (7) | External clock frequency selection | $\times 1$ frequency mode |  | $\times 2$ frequency mode |

## (1) Dot clock

To select a dot clock for character display. If an external clock input is selected, refer to External Clock Input in 6. ELECTRICAL CHARACTERISTICS.

## (2) Vertical display start position

To select the setting accuracy of the vertical display start position of the character display area. In 3-row units, the vertical display start position can be set more finely than in 9-row units.

## (3) Pin selection

To select the setting of the output pins.
When $R G B+V_{c 1}+V_{c 2}$ is selected, character signals are output from pins $V_{R}, V_{G}, V_{B}, V_{b L K}, V_{c 1}, B L K 1, V_{c 2}$,
 Vc1, and BLK1.
When $R G B+V_{c 1}+V_{c 2}$ is selected with a video camera with a color view finder, colored characters can be displayed in the view finder. When RGB + 3BLK is selected, character signals can be separated color specification.

## (4) Output selection

To set the output format of the character signal where the setting of the output pin is $\mathrm{RGB}+\mathrm{V}_{\mathrm{c} 1}+\mathrm{V}_{\mathrm{c} 2}$ (setting the output format of the character signal is invalid where the setting of the output pin is RGB + 3BLK).
When an on-screen character display IC is used in a video camera, some items of information (such as date and title) are displayed on the video tape, and the others (such as battery alarm, focus, and counter indication) are only displayed in the view finder. The $\mu$ PD6467 can select these items of information in row or half-row units by using the output pin. Select the output format from three types: option A, option B, and option C (when 3BLK is selected, however, be sure to select option B).

## (5) Character color reversal specification selection

To select the specifications when the character color is reversed (valid only for RGB output).

- Black character: Outputs an area with dots in black and prohibits framing.
- White character: Outputs an area with dots in white and prohibits framing.
(6) Function selection

To select either of the character blinking or character left/right reversal functions.

## (7) External clock frequency selelction

The external clock frequency 2 divided function is built in the $\mu$ PD6467.

- $\times 1$ frequency mode: External clock frequency is not divided by 2 in the $\mu$ PD6467.
- $\times 2$ frequency mode: External clock frequency is divided by 2 in the $\mu$ PD6467.

When the dot clock control bit (OSC) is "1 (External clock input)", this function is able to use.

Example If $\times 2$ frequency mode is selected, and the external input frequency is 14 MHz , the internal dot clock frequency is become to 7 MHz .

The default setting assumed on power application is as follows:
(1) Dot clock
= LC oscillation
(2) Vertical display start position
= 3-row unit
(3) Pin selection
$=R G B+V_{C 1}+V_{C 2}$
(4) Output selection
$=$ Option B
(5) Character color reversal specification selection = Black characters
(6) Function selection
$=$ Character blinking
(7) External clock frequency selection
$=\times 1$ frequency mode

### 1.2 Application Block Diagram

Example of application in a video camera (1) (in the case of $R G B+V_{C 1}+V_{C 2}$ )
(When $\mathrm{V}_{\mathrm{r}}, \mathrm{V}_{\mathrm{g}}, \mathrm{V}_{\mathrm{b}}, \mathrm{V}_{\mathrm{blk}}, \mathrm{V}_{\mathrm{c} 1}, \mathrm{BLK} 1, \mathrm{~V}_{\mathrm{c} 2}$, and BLK2 pins are used)


Example of application in a video camera (2) (RGB + 3BLK (RGB compatible BLK)) (When $V_{r,} V_{g}, V_{b}$, Rblк, Gblk, and Bblк pins are used)


### 1.3 Display with RGB $+V_{c 1}+V_{c 2}$ Pins

The $\mu$ PD6467 has three output options: A, B, and C. The following figure shows the output with each option specified (the output is controlled by an output pin control command (refer to 3.11 Output Pin Control Command)).

Output pin control command (with MSB first (The command is input from the MSB (D15).)
(because this command is a 2-byte command, input of 16 bits is necessary when this command is input more than once successively.)
(MSB)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | OD1 | OD0 | 0 | 0 | AR3 | AR2 | AR1 | AR0 |



| Option B | Output pin control bits |  |  |
| :---: | :---: | :---: | :---: |
| Option C | OD1 | ODO | Pin output |
|  | 0 | 0 | $\mathrm{V}_{\mathrm{c} 1}$ : Outputs all rows, $\mathrm{V}_{\mathrm{c} 2}$ : Fixed to low level |
|  | 0 | 1 | $\mathrm{V}_{\mathrm{c} 1}$ : Outputs all rows, $\mathrm{V}_{\mathrm{c} 2}$ : Outputs specified row |
|  |  |  | Output pin control bits |
|  | OD1 | ODO | Pin output |
|  | 0 | 0 | $\mathrm{V}_{\mathrm{c} 1}$ : Outputs columns 0-27, $\mathrm{V}_{\mathrm{c} 2}$ : Fixed to low level |
|  | 0 | 1 | V Cl 1 : Outputs columns 0-11, V C 2 : Outputs columns 12-27 |
|  | 1 | 0 | V c 1 : Outputs columns 12-27, Vc2: Outputs columns 0-11 |
|  | 1 | 1 | $\mathrm{V}_{\mathrm{c} 1}$ : Fixed to low level, , Vc2: Outputs columns 0-27 |

## - Row specification control

Specify whether the character signal is output to the $V_{c 1}$ or $V_{c 2}$ pin in row units (or 12-column, 16-column units).

- Output pin control

The output of the $\mathrm{V}_{\mathrm{C} 1}$ and $\mathrm{V}_{\mathrm{c} 2}$ pins can be selected from three types, $\mathrm{A}, \mathrm{B}$, and C , by using the initial status setting command (the blanking signal is output in the same manner).

## Output with option A

| Output pin control bit |  |  |  |
| :---: | :---: | :---: | :---: |
| OD1 | ODO | Pin output |  |
| 0 | 0 | $\mathrm{V}_{\text {c1 }}$ : Outputs specified row, $\mathrm{V}_{\text {c2 }}$ : Fixed to low level | (1) |
| 0 | 1 | $\mathrm{V}_{\mathrm{c} 1}$ : Fixed to low level, , $\mathrm{C}_{\text {c2 }}$ : Outputs specified row | (2) |


|  | Output | Character signal | Background signal (with background specified) |
| :---: | :---: | :---: | :---: |
| In the case of (1) | V ${ }_{\text {c1 }}$ output | Outputs character signal resulting from ORing $\mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{G}}$, and $\mathrm{V}_{\mathrm{B}}$ pins (specified row). However, character specified by $\mathrm{V}_{\mathrm{C} 2}$ is not output. | Outputs background signal to area other than that specified by $\mathrm{V}_{\mathrm{c} 2}$. |
|  | V ${ }_{\text {c2 }}$ output | Fixed to low level (specified row) | Outputs background signal to only area specified by Vc2 |
| In the case of (2) | Vc1 output | Fixed to low level (specified row) | Outputs background signal to area other than that specified by $\mathrm{V}_{\mathrm{c} 2}$ |
|  | VC2 output | Outputs character specified by $\mathrm{V}_{\mathrm{c} 2}$ (specified row) | Outputs background signal to only area specified by Vc2 |

## Output with option B

| Output pin control bit |  |  |  |
| :---: | :---: | :--- | :---: |
| OD1 | OD0 | Pin output |  |
| 0 | 0 | Vc1: $^{\prime}$ Outputs all rows, Vc2: Fixed to low level |  |
| 0 | 1 | Vc1: $^{\prime}$ Outputs all rows, Vc2: Outputs specified row |  |


|  | Output | Character signal | Background signal (with background specified) |
| :---: | :---: | :---: | :---: |
| In the case of (1) | VC1 output | Outputs character signal resulting from ORing $\mathrm{V}_{\mathrm{R}}, \mathrm{V}_{\mathrm{G}}$, and $\mathrm{V}_{\mathrm{B}}$ pins (all rows). However, character specified by $\mathrm{V}_{\mathrm{c} 2}$ is not output. | Outputs background signal to area other than that specified by $\mathrm{V}_{\mathrm{c} 2}$. |
|  | Vc2 output | Fixed to low level (specified row) | Outputs background signal to only area specified by Vc2. |
| In the case of (2) | Vc1 output | Outputs character signal resulting from ORing $\mathrm{V}_{\mathrm{R}}, \mathrm{V}_{\mathrm{G}}$, and $\mathrm{V}_{\mathrm{B}}$ pins (all rows). However, character specified by $\mathrm{V}_{\mathrm{c} 2}$ is not output. | Outputs background signal to area other than that specified by V c2. |
|  | Vc2 output | Outputs character specified by $\mathrm{V}_{\mathrm{c} 2}$ (specified row). | Outputs background signal to only area specified by Vcz. |

## Output with option C

| Output pin control bit |  |  |  |
| :---: | :---: | :--- | :---: |
| OD1 | OD0 | Pin output |  |
| 0 | 0 | Vc1: Outputs columns 0-27, Vc2: Fixed to low level | $(1)$ |
| 0 | 1 | Vc1: Outputs columns 0-11, Vc2: Outputs columns 12-27 | $(2)$ |
| 1 | 0 | Vc1: Outputs columns 12-27, Vc2: Outputs columns 0-11 | $(3)$ |
| 1 | 1 | Vc1: Fixed to low level, Vc2: Outputs columns 0-27 | $(4)$ |


|  | Output | Character signal | Background signal (with background specified) |
| :---: | :---: | :---: | :---: |
| In the case of (1) | Vc1 output | Outputs character signal resulting from ORing $\mathrm{V}_{\mathrm{R}}, \mathrm{V}_{\mathrm{G}}$, and $\mathrm{V}_{\mathrm{B}}$ pins (columns $0-27$ of specified row). However, character specified by $\mathrm{V}_{\mathrm{c} 2}$ is not output. | Outputs background signal to area other than that specified by $\mathrm{V}_{\mathrm{c} 2}$. |
|  | Vc2 output | Fixed to low level (specified row) | Outputs background signal to only area specified by Vc2. |
| In the case of (2) | VC1 output | Outputs character signals resulting from ORing $\mathrm{V}_{\mathrm{R}}, \mathrm{V}_{\mathrm{G}}$, and $\mathrm{V}_{\mathrm{B}}$ pins (columns 0-11 of specified row). However, character specified by $\mathrm{V}_{\mathrm{C} 2}$ is not output. | Outputs background signal to area other than that specified by $\mathrm{V}_{\mathrm{c} 2}$. |
|  | Vc2 output | Outputs character specified by $\mathrm{V}_{\mathrm{c} 2}$ (columns 12-27 of specified row). | Outputs background signal to only area specified by Vc2. |
| In the case of (3) | V ${ }_{\text {c1 }}$ output | Outputs character signal resulting from ORing $\mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{G}}$, and $\mathrm{V}_{\mathrm{B}}$ pins (columns 12-27 of specified row). However, character specified by $\mathrm{V}_{\mathrm{c} 2}$ is not output. | Outputs background signal to area other than that specified by $\mathrm{V}_{\mathrm{c} 2}$. |
|  | Vc2 output | Outputs character specified by $\mathrm{V}_{\mathrm{c} 2}$ (columns 0-11 of specified row). | Outputs background signal to only area specified by Vcz. |
| In the case of (4) | V ${ }_{\text {c1 }}$ output | Fixed to low level (specified row) | Outputs background signal to area other than that specified by $\mathrm{V}_{\mathrm{c} 2}$. |
|  | VC2 output | Outputs character specified by $\mathrm{V}_{\mathrm{c} 2}$ (columns 0-27 of specified row). | Outputs background signal to only area specified by Vc2. |

The signal of the character specified by $\mathrm{V}_{\mathrm{c} 2}$ is not output from the RGB or $\mathrm{V}_{\mathrm{c} 1}$ output channel, but the background is output as described above.

When the $\mu$ PD6467 is set to output RGB, $\mathrm{V}_{\mathrm{C} 1}$, or $\mathrm{V}_{\mathrm{C} 2}$ signal, the following setting can be performed as well as the above output control.

- Independent ON/OFF control of character display of each channel (3-channel independent display ON/OFF command)
- Independent background control of each channel (3-channel background control command)


### 1.3.1 Character signal output with output select option A

## Option A

Whether a signal is output to the character signal output pin $\mathrm{V}_{\mathrm{C} 1}$ in row units can be specified by the ODO bit that selects an output pin. The $\mathrm{V}_{\mathrm{c} 2}$ output can be specified in character units, and the $\mathrm{V}_{\mathrm{c} 1}$ outputs only characters for which the $\mathrm{V}_{\mathrm{C}} 2$ in the rows for which the OD0 bit is set to 1 . The character specified by $\mathrm{V}_{\mathrm{c}}$ is not output to the RGB and $\mathrm{V}_{\mathrm{C} 1}$ output.

## Display example (to use $\mathrm{V}_{\mathrm{c} 2}$ channel for information for recording)

Example of view finder display
(RGB and Vc2 output)


## Output example



### 1.3.2 Character signal output with output select option B

## Option B

The Vc1 outputs characters of all rows regardless of setting of the OD0 and OD1 bits. The Vc2 output can be specified in character units, and the $V_{c 2}$ outputs only characters for which the $V_{c 2}$ in the rows for which the OD0 bit is set to 1 . The character specified to $\mathrm{V}_{\mathrm{C}}$ is not output to the RGB and $\mathrm{V}_{\mathrm{C} 1}$ output.

## Display example (to use Vc2 channel for information for recording)



## Output example

RGB character output (color character)

| REC | TAPE |
| :---: | :---: |
|  | BATT |
|  | 1/1000 |
|  | 0000 |

- The character specified to $\mathrm{V}_{\mathrm{C} 2}$ is not output.

Character output of $\mathrm{V}_{\mathrm{c} 1}$ channel (all rows)

| REC | $\begin{array}{r} \text { TAPE } \\ \text { BATT } \\ 1 / 1000 \end{array}$ |
| :---: | :---: |
|  | 0000 |

- The character information on all the rows is output from $\mathrm{V}_{\mathrm{c} 1}$ regardless of the ODO bit. However, the character specified to $\mathrm{V}_{\mathrm{c}}$ is not output.

Character output of $\mathrm{V}_{\mathrm{c} 2}$ channel (specified row, character specified to $V_{\mathrm{C} 2}$ )


- Only the character information specified to $\mathrm{V}_{\mathrm{c} 2}$ on the row specified by setting the ODO bit to 1 is output from $\mathrm{V}_{\mathrm{c} 2}$.
- The character information specified to $\mathrm{V}_{\mathrm{c} 2}$ is not output on the row specified by clearing the ODO bit to 0 is not output.


### 1.3.3 Character signal output with output select option C

## Option C

Columns 0 through 11, and 12 through 27 on each row can be output to the $\mathrm{V}_{\mathrm{C} 1}$ and $\mathrm{V}_{\mathrm{c} 2}$ pins by using the OD0 and OD1 bits of the "output pin control command".

## Display example

Example of view finder display


## Output example

RGB character output (color character)

|  |  |
| ---: | ---: |
|  | TAPE |
|  | BATT |
|  | $1 / 1000$ |
|  |  |
|  |  |
|  |  |
| 0000 |  |
| REC |  |

- The character specified to $\mathrm{V}_{\mathrm{c} 2}$ is not output.

Character output of $\mathrm{V}_{\mathrm{c} 1}$ channel (specified row)

|  |  |
| :--- | ---: |
|  | TAPE |
|  | BATT |
|  | $1 / 1000$ |
|  |  |
|  |  |
|  |  |
| 0000 |  |
| REC |  |

- In the case of setting OD1 bit to 0 , the $\mathrm{V}_{\mathrm{C} 1}$ outputs the characters of columns 0 to 27 in specified rows for which the ODO bit is set to 0 , or the characters of columns 0 to 11 in specified rows for which the ODO bit is set to 1 , excluding the characters for which the $\mathrm{V}_{\mathrm{c} 2}$ specified.
- In the case of setting OD1 bit to 1 , the $\mathrm{V}_{\mathrm{c} 1}$ outputs the characters of columns 12 to 27 in specified rows for which the ODO bit is set to 0 , and the rows for which the ODO bit is set to 1 are not output (the $\mathrm{V}_{\mathrm{C} 1}$ pin is fixed to low level), excluding the characters for which the Vc2 specified.

Character output of Vc2 channel (character specified by V c2)
YOKOHAMA
BAY BRIDGE
AM 11:30
2000.2.22

- In the case of setting ODO bit to 0 , the VC2 outputs the characters of columns 0 to 11 in specified rows for which the OD1 bit is set to 1 , and the rows for which the OD1 bit is set to 0 are not output (the $\mathrm{V}_{\mathrm{c} 2}$ pin is fixed to low level).
- In the case of setting ODO bit to 1 , the Vc2 outputs the characters of columns 12 to 27 in specified rows for which the OD1 bit is set to 0 , or the characters of columns 0 to 27 in specified rows for which the OD1 bit is set to 1 .


### 1.3.4 Displaying characters specified by Vc2

The characters specified by $\mathrm{V}_{\mathrm{c}}$ by the display character control command are not output to the RGB and $\mathrm{V}_{\mathrm{c} 1}$ output channels (the RGB and VC1 output channels display ${ }^{\text {Note }}$ the same manner as when Display Off Data is written). Therefore, even if a background is specified by the RGB and $\mathrm{V}_{\mathrm{c} 1}$ output channel (no background/filled background), no background is displayed at the specified portion.

Note The display is slightly different from Display Off Data.


Filling data: Character filling all $12 \times 18$ dots

- When Display Off Data is displayed with RGB, $\mathrm{V}_{\mathrm{c} 1}$, and $\mathrm{V}_{\mathrm{c}}$ channel
In the case of Display Off Data, framing (or background, if any) of adjacent characters is displayed with the framing or background overlapping the area of Display Off Data by one dot of the minimum size (the framing overlaps the area of Display Off Data, when there are dots at the leftmost or rightmost position of the adjacent character area).
- Displaying character area specified by Vc2 with RGB and Vc1 channels
In the case of a character specified by $\mathrm{V}_{\mathrm{c} 2}$, the framing of the adjacent characters is displayed with the framing overlapping the $\mathrm{V}_{\mathrm{c} 2}$-specified character area by one dot of the minimum size, but the background does not overlap to the Vc2-specified area.
- Displaying Vc2-specified character area with Vc2 channel

Even if the $\mathrm{V}_{\mathrm{c} 2}$-specified character exists with the $\mathrm{V}_{\mathrm{c} 2}$ output, the framing also overlaps the adjacent character area, but the background does not (the framing overlaps the Vc2-specified character area, when there are dots at the leftmost or rightmost position of the adjacent character area).

- If $\mathrm{V}_{\mathrm{c}}$ character specification area exists at the edge of display area
(The figure shows the leftmost position of the display area. The same applies to the rightmost position of the display area.)

Portion output with framing or background overlapping
(Width is 1 dot of the minimum character width.)

| Portion where framing overlaps | Portion where background overlaps |
| :---: | :---: |
| $(1)-(5)$ | $(2)-(5)$ |

The background is not output overlapping the $\mathrm{V}_{\mathrm{c} 2}$-specified character area.

## 2. COMMAND

### 2.1 Command Format

Control commands can be serially input in 8-bit units. The word length of a command is variable.
Three types of commands are available: 1-byte commands that consist of 8 bits including the instruction and data, 2-byte commands, and 2-byte successive commands that can be input in an abbreviated form.

Inputting command data with the MSB first or LSB first can be selected by using the CMDCT pin.
When the CMDCT pin is high, the data is input with the MSB first; when it is low, the data is input with the LSB first.

### 2.2 Command List

(1) MSB first

1-byte commands
(MSB)

| Function | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Video RAM batch clear | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Display control | 0 | 0 | 0 | 1 | DO | LC | BL1 | BL0 |
| Background color/frame color control | 0 | 0 | 1 | 0 | R | G | B | BFC |
| 3-channel independent display ON/OFF | 0 | 1 | 1 | 1 | 0 | DOA | DOB | DOC |
| Character color reverse ON/OFF | 0 | 1 | 1 | 1 | 1 | 0 | 0 | BCRE |
| Blue back ON/OFF | 0 | 1 | 1 | 1 | 1 | CLR | 0 | BB |
| Character address bank select | 0 | 1 | 1 | 1 | 1 | 1 | 1 | BC |
| Output switch control | 0 | 1 | 0 | S3A | S3B | SW4 | SW2 | SW1 |

2-byte commands
(MSB)

| Function | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Character display position control | 1 | 0 | 0 | 0 | 0 | 0 | V4 | V3 | V2 | V1 | V0 | H4 | H3 | H2 | H1 | H0 |
| Write address control | 1 | 0 | 0 | 0 | 1 | 0 | 0 | AR3 | AR2 2 | AR1 | AR0 | AC4 | AC3 | AC2 | AC1 | AC0 |
| Output pin control | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | OD1 | OD0 | 0 | 0 | AR3 | AR2 | AR1 | AR0 |
| Character size control | 1 | 0 | 0 | 1 | 1 | 0 | SV1 | SV0 | SH1 | SH0 | 0 | 0 | AR3 | AR2 | AR1 | AR0 |
| 3-channel background control | 1 | 0 | 1 | 1 | 0 | 0 | 1 | BA1 | BA0 | BFA | BB1 | BB0 | BFB | BC1 | BC0 0 | BFC |
| Initial status setting | 1 | 0 | 1 | 1 | 0 | 1 | ECK | 0 | 0 | BR | RS | OP1 | OP0 | COC | VST | OSC |
| Test mode Note | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | T7 | T6 | T5 | T4 | T3 | T2 | T1 | T0 |

Note Must not be used.

2-byte successive command (MSB)

| Function | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Display character control | 1 | 1 | RV | R | G | B | BL | VC2 | C7 | C6 | C5 | C4 | C3 | C2 | C1 | C0 |

## (2) LSB first

1-byte commands (LSB)

| Function | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Video RAM batch clear | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Display control | BL0 | BL1 | LC | DO | 1 | 0 | 0 | 0 |
| Background color/frame color control | BFC | B | G | R | 0 | 1 | 0 | 0 |
| 3-channel independent display ON/OFF | DOC | DOB | DOA | 0 | 1 | 1 | 1 | 0 |
| Character color reverse ON/OFF | BCRE | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| Blue back ON/OFF | BB | 0 | CLR | 1 | 1 | 1 | 1 | 0 |
| Character address bank select | BC | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| Output switch control | SW1 | SW2 | SW4 | S3B | S3A | 0 | 1 | 0 |

2-byte commands (LSB)

| Function | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Character display position control | V3 | V4 | 0 | 0 | 0 | 0 | 0 | 1 | H0 | H1 | H2 | H3 | H4 | V0 | V1 | V2 |
| Write address control | AR3 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | AC0 | AC1 | AC2 | AC3 | AC4 | AR0 | AR1 | AR2 |
| Output pin control | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | AR0 | AR1 | AR2 | AR3 | 0 | 0 | OD0 | OD1 |
| Character size control | SV0 | SV1 | 0 | 1 | 1 | 0 | 0 | 1 | AR0 | AR1 | AR2 | AR3 | 0 | 0 | SH0 | SH1 |
| 3-channel background control | BA1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | BFC | BC0 | BC1 | BFB | BB0 | BB1 | BFA | BA0 |
| Initial status setting | 0 | ECK | 1 | 0 | 1 | 1 | 0 | 1 | OSC | VST | COC | OP0 | OP1 | RS | BR | 0 |
| Test mode Note | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | T0 | T1 | T2 | T3 | T4 | T5 | T6 | T7 |

Note Must not be used.

2-byte successive command (LSB)

| Function | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Display character control | $\mathrm{V}_{\mathrm{C}}$ | BL | B | G | R | RV | 1 | 1 | C0 | C1 | C2 | C3 | C4 | C5 | C6 | C7 |

### 2.3 Power-ON Clear Function

Because the internal status of the IC is undefined on power application, execute power-ON clear by lowering the $\overline{\mathrm{PCL}}$ pin for the duration described below.

Command setting on power-ON clear is as follows:

- Clears test mode
- Default setting of initial status (Refer to 3.14 Initial Status Setting Command.)
- Clears all character data (12 rows, 28 columns) of video RAM (Display Off Data (FEH)). No data blinks.
- Video RAM write address (row 0, digit 0)
- Standard size for all rows as character size (SV1, SV0, SH1, SH0) $=(0,0,0,0)$
- All rows specified for output pin selection $(O D 1, O D 0)=(0,0)$
- Display OFF, LC oscillation ON, blinking OFF
- Display of each channel OFF
- No background and framing for all three channels
- Character color reversing OFF
- Character left and right reverse OFF
- Blue back OFF
- Low-order (0) bank for character address
- Output switch control is only SW1 = ON, others OFF (S3A, S3B, SW4, SW2, SW1) $=(1,0,0,0,1)$

The time required for power-ON clear can be calculated by the following expression. Do not input any command during this time.

```
\(t\) (Time required for power-ON clearing) \(=\) tpclL \(^{\text {Note }}+\) Video RAM clear time
    \(=10(\mu \mathrm{~s})+10(\mu \mathrm{~s})+12 /\) fosc \((\mathrm{MHz}) \times 336\)
    \(=10(\mu \mathrm{~s})+10(\mu \mathrm{~s})+24 /\) fosc2 \((\mathrm{MHz}) \times 336\)
    fosc (MHz): LC oscillation frequency or external input clock frequency (when \(\times 1\) frequency mode
        is selected)
    fosc2 \((\mathrm{MHz})\) : External input clock frequency (when \(\times 2\) frequency mode is selected)
    Note Refer to Power-ON Clear Specifications in 6. ELECTRICAL CHARACTERISTICS.
```

To clear the video RAM, the dot clock (OSCin pin) must be input. Be sure to input the clock when the input of an external clock is selected.

## 3. DETAILS OF COMMANDS

### 3.1 Video RAM Batch Clear Command

This command can be used to clear the video RAM with a single command (regardless of whether the MSB or LSB comes first)
(MSB)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

The following contents are set by the video RAM batch clear command.

- Clears all the character data (Display Off Data (FEH)) of the video RAM (12 rows, 28 columns). No data blinks.
- Video RAM write address: (Row 0, column 0)
- Standard size for all rows as character size (SV1, SV0, SH1, SH0) $=(0,0,0,0)$
- All rows specified for output pin selection $(O D 1, O D 0)=(0,0)$
- Display OFF, LC oscillation ON, blinking OFF

The time required for clearing the video RAM can be calculated by the following expression. Do not input any command during this time.
$t$ (Time required for video RAM clearing) $=$ Video RAM clear time
$=10(\mu \mathrm{~s})+12 /$ fosc $(\mathrm{MHz}) \times 336$
$=10(\mu \mathrm{~s})+24 /$ fosc2 $(\mathrm{MHz}) \times 336$
fosc ( MHz ): LC oscillation frequency or external input clock frequency (when $\times 1$ frequency mode
is selected)
fosc2 $(\mathrm{MHz})$ : External input clock frequency (when $\times 2$ frequency mode is selected)

To clear the video RAM, the dot clock (OSCIn pin) must be input. Be sure to input the clock when the input of an external clock is selected.

Remark This command resets the hardware of the IC by inputting a signal to the $\overline{\mathrm{PCL}}$ pin. While initializing the IC including clearing the video RAM and the test mode, the video RAM batch clear command executes software reset to initialize the IC, and does not clear the test mode.

### 3.2 Display Control Command

This command controls the display output, LC oscillation, blinking the characters, and left to right reverse.
(1) With MSB first (The command is input from MSB (D7).)
(MSB)

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D 5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 0 | 0 | 1 | DO | LC | BL1 | BL0 |


| With blinking character selected ${ }^{\text {Note }}$ | Blinking control bit (screen unit) |  |  |
| :---: | :---: | :---: | :---: |
|  | BL1 | BLO | Function |
|  | 0 | 0 | Blinking OFF |
|  | 0 | 1 | Blinking frequency: approx. 2 Hz |
|  | 1 | 0 | Blinking frequency: approx. 1 Hz |
|  | 1 | 1 | Blinking frequency: approx. 0.5 Hz |

With character left and right reverse selected ${ }^{\text {Notet }}$

| Left to right reverse control bit |  |  |
| :---: | :---: | :---: |
| BL1 | BL0 | Function |
| - | 0 | Character left to right reverse OFF |
| - | 1 | Character left to right reverse ON |

- : "0" or "1"

| LC oscillation control bit |  |
| :---: | :---: |
| LC | Function |
| 0 | LC oscillation OFF |
| 1 | LC oscillation ON |


| Character display ON/OFF control bit |  |
| :---: | :---: |
| DO | Function |
| 0 | Display OFF |
| 1 | Display ON |

Note Set with the initial setting command.
(2) With LSB first (Use of each bit is the same as (1). The command is input from LSB (DO).)
(LSB)

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BL0 | BL1 | LC | DO | 1 | 0 | 0 | 0 |

## - Blinking control (screen units)

The function selected by the initial setting command is controlled.

- Blinking control (screen units)

Whether the characters written to the video RAM blink or not is controlled in screen units. The character specified to blink by the display character control command blinks.
The blinking ratio is $1: 1$, and the blinking frequency can be selected from three types.

## - Left to right reverse control

The character specified to be reversed left to right by the display character control command is reversed (this is valid only if character left to right reverse is selected by the initial setting command).

Display example of character specified to be reversed left to right (character " $F$ " is displayed)


## - LC oscillation control

The oscillation circuit can be turned ON/OFF by the oscillation control bit. Oscillation is stopped during the period in which the characters are not displayed, to reduce the power consumption.
Nothing can be written to the video RAM while the oscillation is stopped. To write data to the video RAM, be sure to turn ON oscillation.

Cautions 1. When LC oscillation is used : Oscillation is synchronized with $\overline{H s y n c}$ when the character display is ON, and is stopped while $\overline{\text { Hsync }}$ is low. When character display is OFF, oscillation continues regardless of Hsync.
2. When external clock is input : When an external clock is used, the clock is supplied to the IC's internal circuitry when oscillation is turned ON. When oscillation is OFF, the clock supply to the internal circuitry is stopped.

- Character display ON/OFF control

Character display output can be turned ON/OFF. The display is turned ON/OFF in synchronization with the falling of $\overline{\text { Hsync. }}$

### 3.3 Background Color/Frame Color Control Command

This command specifies the background color and frame color. This command is valid when filling of the background, blank background, or framing is specified.
(1) With MSB first (The command is input from MSB (D7).)
(MSB)

| D7 | D6 | D 5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | R | G | B | BFC |


| Frame color control bit |  |
| :---: | :---: |
| BFC | Function |
| 0 | Frame color: Black |
| 1 | Frame color: White |


| Background color control bit |  |  |  |
| :---: | :---: | :---: | :---: |
| $R$ | $G$ | $B$ | Function |
| 0 | 0 | 0 | Black |
| 0 | 0 | 1 | Blue |
| 0 | 1 | 0 | Green |
| 0 | 1 | 1 | Cyan |
| 1 | 0 | 0 | Red |
| 1 | 0 | 1 | Magenta |
| 1 | 1 | 0 | Yellow |
| 1 | 1 | 1 | White |

(2) With LSB first (Use of each bit is the same as (1). The command is input from LSB (D0).)
(LSB)

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BFC | B | G | R | 0 | 1 | 0 | 0 |

- Frame color control

The frame color (white/black) can be selected in screen units (RGB output). If the frame is specified with $V_{C 1}$ and $V_{C 2}$ output, the frame color is fixed to black.

## - Background color control

The background color can be selected (from eight colors) in screen units (RGB output). If the background is specified with $\mathrm{V}_{\mathrm{C} 1}$ and $\mathrm{V}_{\mathrm{C} 2}$ output (blank background or filled background), the background color is fixed to black.

### 3.4 3-Channel Independent Display ON/OFF Command

This command can turn ON/OFF the display of character output of 3 channels independently.
(1) With MSB first (The command is input from MSB (D7).)
(MSB)

| D7 | D6 | D 5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 0 | DOA | DOB | DOC |


| With support of RGB/V $\mathrm{V}_{1} / \mathrm{V}_{\mathrm{c} 2}$ output selected | Control bit |  | Function |
| :---: | :---: | :---: | :---: |
|  | DOA | 0 | RGB display OFF |
|  |  | 1 | RGB display ON |
|  | DOB | 0 | V ${ }_{\text {c1 }}$ display OFF |
|  | DOB | 1 | $\mathrm{V}_{61}$ display ON |
|  | DOC | 0 | V ${ }^{2} 2$ display OFF |
|  |  | 1 | $\mathrm{V}_{\mathrm{c} 2}$ display ON |
| With R/G/B/3BLK output selected | Control bit |  | Function |
|  | DOA | 0 | Character display OFF |
|  | DOA | 1 | Character display ON |
|  | DOB | - | Don't care |
|  | DOC | - | Don't care |

(2) With LSB first (Use of each bit is the same as (1). The command is input from LSB (D0).)
(LSB)

| D0 | D1 | D2 | D3 | D4 | D 5 | D6 | D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DOC | DOB | DOA | 0 | 1 | 1 | 1 | 0 |

- Displaying the character signal of the 3 channels ( $R G B, V_{c 1}$, and $V_{c 2}$ ) can be independently turned $O N /$ OFF.

When RGB + RGB compatible BLK is selected, it is controlled by the display ON/OFF command.

- Turning ON display each output channel by using this command is valid only when the display is turned ON by the display control command.
- If the display is turned OFF by the display control command, the display remains OFF even if it is specified to be ON by this command.


### 3.5 Character Color Reverse ON/OFF Command

This command specifies reversal of character color in screen units.
(1) With MSB first (The command is input from MSB (D7).)
(MSB)

| D7 | D6 | D 5 | D 4 | D 3 | D 2 | D 1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | BCRE |


|  | Character color reverse control bit |  |
| :---: | :---: | :---: |
| BCRE | Function |  |
| 0 | Character color not reversed |  |
| 1 | Character color reversed |  |

(2) With LSB first (Use of each bit is the same as (1). The command is input from LSB (DO).)
(LSB)

| D0 | D1 | D2 | D3 | D4 | D 5 | D 6 | D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BCRE | 0 | 0 | 1 | 1 | 1 | 0 | 0 |

The color of the character specified by the display character control command is reversed for the whole screen with the reverse specifications (character color: black or white) specified by the initial status setting command.

Example of display of reversed character (example of reversing character "I")

Color reverse ON

Color reverse OFF

No framing
 or

The character color/background color (with blank background or filled background) can be selected from eight types in the case of RGB output when reversing character color is specified to be OFF.
In the case of $\mathrm{V}_{\mathrm{C} 1}$ and $\mathrm{V}_{\mathrm{c} 2}$, the character color is white and the background color is black.
The Display Off Data is not affected even when inverted.
If Blank Data is reversed, it is filled with the character color originally specified.
The character color and the color of the framing in the above figure are valid with the RGB.
Only black and white are displayed in the case of $\mathrm{V}_{\mathrm{C} 1}$ and $\mathrm{V}_{\mathrm{C} 2}$.
In the case of $V_{c 1}$ and $V_{c 2}$, framing in the character color reverse area is invalid (same as the $\mu$ PD6461, 6462 and 6466).

### 3.6 Blue Back ON/OFF Command

This command turns ON/OFF the blue back function in screen units.
(1) With MSB first (The command is input from MSB (D7).)
(MSB)

| D7 | D6 | D 5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | CLR | 0 | BB |


| Blue back control bit |  |
| :---: | :---: |
| BB | Function |
| 0 | Blue back OFF |
| 1 | Blue back ON |


| Color specification bit |  |
| :---: | :---: |
| CLR | Function |
| 0 | Blue |
| 1 | White |

(2) With LSB first (Use of each bit is the same as (1). The command is input from LSB (D0).)
(LSB)

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BB | 0 | CLR | 1 | 1 | 1 | 1 | 0 |

By turning ON the blue back function, the character, framing, and area where no background is output are all displayed in blue. This command is valid only for RGB output.

### 3.7 Character Address Bank Select Command

This command selects the area of the character address specified by the character address specification bit of the display character control command.
(1) With MSB first (The command is input from MSB (D7).)
(MSB)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | BC |


| Character address bank select control bit |  |
| :---: | :---: |
| BC | Function |
| 0 | Low-order bank (0) |
| 1 | High-order bank (1) |

(2) With LSB first (Use of each bit is the same as (1). The command is input from LSB (D0).)
(LSB)

| D0 | D1 | D2 | D3 | D4 | D 5 | D6 | D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BC | 1 | 1 | 1 | 1 | 1 | 1 | 0 |

If the low-order bank ( 0 ) is specified by the 8-bit data (the second byte of the display character control command) of the character data, character addresses 00 H through FFH (common addresses 000 H through 0FFH) of the low-order ( 0 ) bank are specified. If the high-order bank (1) is specified, character addresses 00 H through FFH (common addresses 100H through 1FFH) of the high-order (1) bank are specified.

If FEH is specified at the character address of the display character control command for both banks, the command can be used as the Display Off code. If FFH is specified, it can be used as a 2-byte successive command end code.

### 3.8 Output Switch Control Command

This command controls ON/OFF of SW1 through SW4, and selects the output format of RGB and VC1.
(1) With MSB first (The command is input from MSB (D7).)
(MSB)

| D7 | D6 | D 5 | D4 | D 3 | D2 | D 1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | S3A | S3B | SW 4 | SW2 | SW 1 |


(2) With LSB first (Use of each bit is the same as (1). The command is input from LSB (D0).)
(LSB)

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SW1 | SW2 | SW4 | S3B | S3A | 0 | 1 | 0 |

Output format in each switch status

| Mode | SW1 | SW2 | SW4 | SW3 | RGB | $\mathrm{V}_{\mathrm{C} 1}$ | Vc2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | ON | OFF | OFF | ON | RGB | V ${ }_{\text {c }}$ | Vc2 |
| 2 | ON | OFF | OFF | OFF | RGB | V ${ }_{\text {c }}$ | Vc2 |
| 3 | ON | ON | OFF | ON | $\mathrm{RGB}+\mathrm{V}_{\mathrm{c} 2}$ | $\mathrm{V}_{\mathrm{C} 1}$ | Vo2 |
| 4 | ON | ON | OFF | OFF | RGB | V ${ }_{\text {c }}$ | Vc2 |
| 5 | ON | OFF | ON | ON | RGB | $\mathrm{V}_{\mathrm{c} 1+}+\mathrm{V}_{\mathrm{C} 2}$ | Vc2 |
| 6 | ON | OFF | ON | OFF | RGB | V ${ }_{\text {c }}$ | Vc2 |
| 7 | ON | ON | ON | ON | RGB+VC2 | $\mathrm{V}_{\mathrm{c} 1+} \mathrm{V}_{\mathrm{c} 2}$ | Vc2 |
| 8 | ON | ON | ON | OFF | RGB | $\mathrm{V}_{\mathrm{C} 1}$ | Vc2 |
| 9 | OFF | ON | ON | ON | $\mathrm{RGB}+\mathrm{V} \mathrm{c}_{2}$ | Vc2 | Vc2 |
| 10 | OFF | ON | ON | OFF | RGB | V ${ }_{\text {c1 }}$ | Vc2 |
| 11 | OFF | OFF | ON | ON | RGB | V c2 | V c2 |
| 12 | OFF | OFF | ON | OFF | RGB | V ${ }_{\text {c }}$ | Vc2 |
| 13 | OFF | OFF | OFF | ON | RGB | V ${ }_{\text {c }}$ | Vc2 |
| 14 | OFF | OFF | OFF | OFF | RGB | $\mathrm{V}_{\mathrm{C} 1}$ | Vc2 |
| 15 | OFF | ON | OFF | ON | $\mathrm{RGB}+\mathrm{V} \mathrm{c}_{2}$ | V ${ }_{\text {c }}$ | Vc2 |
| 16 | OFF | ON | OFF | OFF | RGB | V ${ }_{\text {c1 }}$ | Vc2 |

Caution The $\mathrm{V}_{\mathrm{c} 2}$ character is output by each channel as follows. The $\mathrm{V}_{\mathrm{c} 2}$ outputs only $\mathrm{V}_{\mathrm{c} 2}$ regardless of the status of SW1 to SW4 (same as $\mu$ PD6461, 6462 and 6466).

- If RGB channel is $R G B, R G B+V_{c 2}$ : Not controlled at all by output pin control command.
- If $V_{c 1}$ channel is $V_{c 1}, V_{c 1}+V_{c 2}$ : Output pins at $V_{c 1}$ side are controlled.
- If $\mathrm{V}_{\mathrm{c} 1}$ channel is $\mathrm{Vc}_{\mathrm{c}}$ : Output pins at $\mathrm{V}_{\mathrm{c}}$ side are controlled.

Image of Internal output and Terminal output


These switches are controlled by 3-channel independent display ON/OFF command.

### 3.9 Character Display Position Control Command

This command can be used to set the character display start position in 32 steps in units of 3 dots in the horizontal direction, and in 32 steps in units of 3 rows in the vertical direction (because this command is a 2-byte command, input of 16 bits is necessary when this command is input more than once successively).

## (1) With MSB first (The command is input from MSB (D15).)

(MSB)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 0 | V4 | V3 | V2 | V1 | V0 | H4 | H3 | H2 | H1 | H0 |


| Horizontal display start position control bit |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H4 | H3 | H2 | H1 | H0 | Function |
| 0 | 0 | 0 | 0 | 0 | Time from rising of $\overline{\mathrm{Hsync}}(\mu \mathrm{s})$ $(22+3 \times 0)$ /fosc ( MHz ) <br> $(45+6 \times 0)$ /fosc2 (MHz) |
| 0 | 0 | 0 | 0 | 0 | Time from rising of $\overline{\mathrm{Hsync}}(\mu \mathrm{s})$ $(22+3 \times 1) /$ fosc $(\mathrm{MHz})$ <br> ( $45+6 \times 1$ )/fosc2 (MHz) |
|  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | Time from rising of $\overline{\mathrm{Hsync}}(\mu \mathrm{s})$ $(22+3 \times 31)$ /fosc (MHz) <br> (45+6x31)/fosc2 (MHz) |

Remark fosc: LC oscillation frequency or external input clock frequency ( $\times 1$ frequency mode)
fosc2: External input clock frequency ( $\times 2$ frequency mode)

| Vertical display start position control bit |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V4 | V3 | V2 | V1 | Vo | Function |
| 0 | 0 | 0 | 0 | 0 | $3 \mathrm{H} \times 0+2 \mathrm{H}(9 \mathrm{H} \times 0+2 \mathrm{H})$ from rising of Vsync |
| 0 | 0 | 0 | 0 | 1 | $3 \mathrm{H} \times 1+2 \mathrm{H}(9 \mathrm{H} \times 1+2 \mathrm{H})$ from rising of Vsync |
| $\underset{\sim}{\sim} \underset{\sim}{\sim}$ |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | $3 \mathrm{H} \times 31+2 \mathrm{H}$ from rising of $\overline{\mathrm{V} \text { sync }}$ |

Remarks 1. H: row
2. ( ): If 9 H unit is selected by the initial status setting command.
(2) With LSB first (Use of each bit is the same as (1). The command is input from LSB (D0).)
(LSB)

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V3 | V4 | 0 | 0 | 0 | 0 | 0 | 1 | H0 | H1 | H2 | H3 | H4 | V0 | V1 | V2 |

- Horizontal display start position control
(1) In case of LC oscillation or Exernal input clock $\times 1$ frequency mode

The horizontal display start position can be set in 32 steps in units of 3 dots (3/fosc (MHz)) 22 clocks (22/fosc (MHz)) after the rising of the horizontal sync signal input to the $\overline{H s y n c}$ pin (fosc: LC oscillation frequency or external input clock frequency).

## (2) In case of External input clock $\times 2$ frequency mode

The horizontal display start position can be set in 32 steps in units of 3 dots ( $6 /$ fosc2 (MHz)) 45 clocks (22/fosc2 (MHz)) after the rising of the hirizontal sync signal input to the Hsync pin.

- Vertical display start position control

The vertical display start position can be set in 32 steps in units of 3 or 9 rows (refer to $\mathbf{3 . 1 4}$ Initial Status Setting Command) from the rising of the vertical sync signal input to the $\overline{V s y n c}$ pin.

$\mathrm{A}: 3 \mathrm{H} \times\left(2^{4} \mathrm{~V}_{4}+2^{3} \mathrm{~V}_{3}+2^{2} \mathrm{~V}_{2}+2^{1} \mathrm{~V}_{1}+2^{0} \mathrm{~V}_{0}\right)+2 \mathrm{H}$
-9 H if 9 H unit is selected by the initial status setting command.
B : (1) In case of LC oscillation or External input clock $\times 1$ frequency mode
$\frac{3}{\text { fosc }(\mathrm{MHz})} \times\left(2^{4} \mathrm{H}_{4}+2^{3} \mathrm{H}_{3}+2^{2} \mathrm{H}_{2}+2^{1} \mathrm{H}_{1}+2^{0} \mathrm{H}_{0}\right)+\frac{22}{\operatorname{fosc}(\mathrm{MHz})}$
(2) External input clock $\times 2$ frequency mode
$\frac{6}{\text { fosc2 }(\mathrm{MHz})} \times\left(2^{4} \mathrm{H}_{4}+2^{3} \mathrm{H}_{3}+2^{2} \mathrm{H}_{2}+2^{1} \mathrm{H}_{1}+2^{2} \mathrm{H}_{0}\right)+\frac{45}{\text { fosc2 }(\mathrm{MHz})}$
fosc : LC oscillation frequency or external input clock frequency ( $\times 1$ frequency mode)
fosc2: External input clock frequency ( $\times 2$ frequency mode)
H : row

### 3.10 Write Address Control Command

This command is used to specify a write address when characters are written to the display area (video RAM) of 12 rows and 28 columns (because this command is a 2-byte command, input of 16 bits is necessary when this command is input more than once successively).

## (1) With MSB first (The command is input from MSB (D15).)

(MSB)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | AR3 | AR2 | AR1 | AR0 | AC4 | AC3 | AC2 | AC1 | AC0 |


| Write column address control bit |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AC4 | AC3 | AC2 | AC1 | ACO | Function |
| 0 | 0 | 0 | 0 | 0 | Sets column 0 |
| 0 | 0 | 0 | 0 | 1 | Sets column 1 |
| $\pm \pm \pm$ |  |  |  |  |  |
| 1 | 1 | 0 | 1 | 1 | Sets column 27 |
| Setting prohibited |  |  |  |  |  |


| Write row address control bit |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AR3 | AR2 | AR1 | AR0 | Function |  |  |  |
| 0 | 0 | 0 | 0 | Sets row 0 |  |  |  |
| 0 | 0 | 0 | 1 | Sets row 1 |  |  |  |
|  |  |  |  |  |  |  |  |
| 1 | 0 | 1 | 1 | Sets row 11 |  |  |  |
| Setting prohibited |  |  |  |  |  |  |  |

(2) With LSB first (Use of each bit is the same as (1). The command is input from LSB (D0).)

| (LSB) (MSB) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
| AR3 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | ACO | AC1 | AC2 | AC3 | AC4 | AR0 | AR1 | AR2 |

- Write column address control

One row consists of 28 columns in the horizontal direction. Specify to which column data is to be written.

- Write row address control

One column consists of 12 rows in the vertical direction. Specify to which row data is to be written.

### 3.11 Output Pin Control Command

This command selects the format of pin output of the option (A, B, or C) specified by the initial status setting command (because this is a 2-byte command, input of 16 bits is necessary if this command is input more than once successively).

Remark This command is invalid when RGB + RGB compatible BLK output is selected.
(1) With MSB first (The command is input from MSB (D15).)
(MSB)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | OD1 | OD0 | 0 | 0 | AR3 | AR2 | AR1 | AR0 |



| Option B |  |  | Output pin control bit |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | OD1 | OD0 | Pin output |  |  |
| 0 | 0 | $V_{c 1}$ : Outputs all rows, $\mathrm{V}_{\mathrm{c} 2}$ : Fixed to low level |  |  |  |
|  | 0 | 1 | $\mathrm{~V}_{\mathrm{c} 1}$ : Outputs all rows, $\mathrm{V}_{\mathrm{c} 2}$ : Outputs specified row |  |  |

Option C

| Output pin control bit |  |  |
| :---: | :---: | :---: |
| OD1 | OD0 | Pin output |
| 0 | 0 | V $_{\mathrm{c} 1}$ : Outputs columns 0-27, $\mathrm{V}_{\mathrm{c} 2}$ : Fixed to low level |
| 0 | 1 | V $_{\mathrm{c} 1}$ : Outputs columns 0-11, $\mathrm{V}_{\mathrm{c} 2}$ : Outputs columns 12-27 |
| 1 | 0 | $\mathrm{~V}_{\mathrm{c} 1}$ : Outputs columns 12-27, $\mathrm{V}_{\mathrm{c} 2}$ : Outputs columns 0-11 |
| 1 | 1 | $\mathrm{~V}_{\mathrm{c} 1}$ : Fixed to low level, $\mathrm{V}_{\mathrm{c} 2}$ : Outputs columns 0-27 |

(2) With LSB first (Use of each bit is the same as (1). The command is input from LSB (DO).)
(LSB)

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | AR0 | AR1 | AR2 | AR3 | 0 | 0 | OD0 | OD1 |

## - Row specification control

Specify to which of the $\mathrm{V}_{\mathrm{c} 1}$ or $\mathrm{V}_{\mathrm{c} 2}$ pin the character signal is to be output in row units (or 12-column, 16column units).

- Output pin control

Output of the $\mathrm{V}_{\mathrm{c} 1}$ and $\mathrm{V}_{\mathrm{c} 2}$ pin can be selected from A , B , or C by using the initial status setting command (the blanking signal is output in the same manner).

### 3.12 Character Size Control Command

The character size can be specified in row units (independently in the horizontal and vertical directions. Because this is a 2-byte command, input of 16 bits is necessary when this command is input more than once successively).
(1) With MSB first (The command is input from MSB (D15).)


| Row specification control bit |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| AR3 | AR2 | AR1 | ARO | Function |
| 0 | 0 | 0 | 0 | Sets row 0 |
| 0 | 0 | 0 | 1 | Sets row 1 |
|  |  |  |  |  |
| 1 | 0 | 1 | 1 | Sets row 11 |
| Setting prohibited |  |  |  |  |


| Horizontal character size control bit |  |  |
| :---: | :---: | :---: |
| SH1 | SH0 | Function |
| 0 | 0 | 1 dot $=1 \mathrm{t}$ dots (horizontal standard size) |
| 0 | 1 | 1 dot $=2 \mathrm{t}$ dots (horizontal $\times 2$ size) |
| 1 | 0 | 1 dot $=3 \mathrm{t}$ dots (horizontal $\times 3$ size) |
| 1 | 1 | 1 dot $=4 \mathrm{t}$ dots (horizontal $\times 4$ size) |


| Vertical character size control bit |  |  |
| :---: | :---: | :--- |
| SV1 | SV0 | Function |
| 0 | 0 | 1 dot $=1 \mathrm{H}($ vertical standard size $)$ |
| 0 | 1 | 1 dot $=2 \mathrm{H}($ vertical $\times 2$ size $)$ |
| 1 | 0 | 1 dot $=3 \mathrm{H}($ vertical $\times 3$ size $)$ |
| 1 | 1 | 1 dot $=4 \mathrm{H}($ vertical $\times 4$ size $)$ |

Remark 1t dots $(\mu \mathrm{s})=\frac{1}{\operatorname{fosc}(\mathrm{MHz})}=\frac{2}{\operatorname{fosc}(\mathrm{MHz})}$
fosc : LC oscillation frequency or external input clock frequency ( $\times 1$ frequency mode)
fosc2: External input clock frequency ( $\times 2$ frequency mode)
(2) With LSB first (Use of each bit is the same as (1). The command is input from LSB (D0).)
(LSB)

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SV0 | SV1 | 0 | 1 | 1 | 0 | 0 | 1 | AR0 | AR1 | AR2 | AR3 | 0 | 0 | SH0 | SH1 |

## - Row specification control

The character size is specified in row units. Which row is specified is controlled.

## - Character size control

Four steps (16 types) of character size can be selected in the vertical and horizontal directions independently.

### 3.13 3-Channel Background Control Command

This command can be used to independently specify the background for the output of the 3 channels (because this command is a 2-byte command, input of 16 bits is necessary when this command is input more than once successively).

## (1) With MSB first (The command is input from MSB (D15).)

(MSB)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | BA1 | BA0 | BFA | BB1 | BB0 | BFB | BC1 | BC0 | BFC |




|  | $\mathrm{V}_{\mathrm{c} 2}$ framing control bit |  |
| :---: | :---: | :---: |
| BFC | Function |  |
| 0 | Framing OFF |  |
| 1 | Framing ON |  |

$\mathrm{V}_{\mathrm{C} 1}$ output

|  | V $_{\mathrm{c} 1}$ background control bit |  |  |
| :---: | :---: | :---: | :---: |
| BB1 | BB0 | Function |  |
| 0 | 0 | No background |  |
| 0 | 1 | Blank background |  |
| 1 | 0 | Must not be specified |  |
| 1 | 1 | Filled background |  |



|  | RGB framing control bit |  |
| :---: | :---: | :---: |
| BFA | Function |  |
| 0 | Framing OFF |  |
| 1 | Framing ON |  |

(2) With LSB first (Use of each bit is the same as (1). The command is input from LSB (D0).)
(LSB)

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BA1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | BFC | BC0 | BC1 | BFB | BB0 | BB1 | BFA | BA0 |

## - Framing control

Whether a character is framed is specified in screen units.

Framing: If the rightmost or leftmost dots of the dot matrix forming a character are used, the frame is displayed in the adjacent character display area. If the rightmost or leftmost dots of the dot matrix are not used, the frame is displayed on the left or the right of, above, or upper or lower left or right of the character. Even when the top or bottom dot is used, framing does not overlap the line above or below. Dots other than those at the top or bottom of the dot matrix are framed vertically, horizontally, and diagonally.


The size of the framing is fixed to one dot of the minimum size even if the character size changes.

## - Background control

No background, blank background, or filled background can be selected in screen units. The background color is selected by the background color/framing color control command.

No background : Only character data is output.
Blank background: The background is displayed in the display area of the characters written to the video RAM and the portion overlapping by one dot of the minimum size from the rightmost and leftmost position of that area.
Filled background : In addition to the area where the background is displayed in the blank background mode above, the background is displayed in the areas other than the character display area.

- Background and frame display in the case of $R G B+V_{c 1}+V_{c 2}$ output

The portion of the character for which $\mathrm{V}_{\mathrm{c} 2}$ is specified by the display character control command is not output to the RGB and $\mathrm{V}_{\mathrm{C} 1}$ channels. Therefore, even if a background (blank background or filled background) is specified for the RGB or $\mathrm{V}_{\mathrm{c} 1}$ output, no background is displayed in the $\mathrm{V}_{\mathrm{c} 2}$-specified area. In addition, no background is displayed at the portion of the character other than those specified by $\mathrm{V}_{\mathrm{c}}$ in the case of $\mathrm{V}_{\mathrm{c} 2}$ output (for the details of display of $\mathrm{V}_{\mathrm{c} 2}$-specified character area for RGB and $\mathrm{V}_{\mathrm{c} 1}$ output, refer to 1.3
Display with RGB + Vc1 + Vc2 Pins and 1.3.4 Displaying characters specified by Vc2).
When RGB + RGB compatible BLK output is selected, only the background control bit of RGB output is valid, and the background control bit of $V_{c 1}$ output and $V_{c 2}$ output is invalid (when RGB + RGB compatible BLK output is selected, the $\mathrm{V}_{\mathrm{C} 2}$ output pin is not used. The $\mathrm{V}_{\mathrm{C} 1}$ channel outputs the logical sum of the RGB output).

## Display format of background and frame

Display example with character


No background + no frame

$\#$
$\square$

Character
Video

No background + frame


Eight colors can be selected for the character and background, and two colors (black and white) can be selected for the frame, in screen units.

Blank background + no frame

$\begin{array}{llll}\# \text { Character } \\ \square & \text { Video } & \\ \square & \text { Background }\end{array}$

Blank background + frame


Filled background + no frame


Filled background + frame


### 3.14 Initial Status Setting Command

This command initializes the operation mode.
Execute this command first on power application.
To change the initial setting, be sure to execute this command with the display OFF.

## (1) With MSB first (The command is input from MSB (D15).)

(MSB)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 0 | 1 | ECK | 0 | 0 | BR | RS | OP1 | OP0 | COC | VST | OSC |



| External clock frequency selection bit |  |
| :---: | :---: |
| ECK | Function |
| 0 | $\times 1$ frequency mode |
| $1^{\text {Note }}$ | $\times 2$ frequency mode |

Note When the dot clock control bit (OSC) is "1 (External clock input)", the external clock frequency selection bit (ECK) is able to set " 1 ". When OSC is " 0 ", ECK should be set " 0 ".
(2) With LSB first (Use of each bit is the same as (1). The command is input from LSB (D0).)
(LSB)
(MSB)

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | ECK | 1 | 0 | 1 | 1 | 0 | 1 | OSC | VST | COC | OP0 | OP1 | RS | BR | 0 |

This command sets the information selected by a mask code option in the $\mu \mathrm{PD} 6461$ and 6462.
The default setting is as follows:

| OSC | $=0$ | $:$ LC oscillation |
| ---: | :--- | :--- |
| VST | $=0$ | $: 3$-row units |
| COC | $=0$ | $:$ RGB $+\mathrm{V}_{\mathrm{c} 1}+\mathrm{V}_{\mathrm{c} 2}$ |
| $(\mathrm{OP} 1$, OP0 $)$ | $=(0,1):$ Option B |  |
| RS | $=0$ | $:$ Black character |
| BR | $=0$ | $:$ Character blinks |
| ECK | $=0$ | $:$ External input clock $\times 1$ frequency mode |

### 3.15 Display Character Control Command

This command specifies the character data to be written to the video RAM, blinking data, and character color.
When inputting this command, turn ON LC oscillation (if the oscillation is OFF, characters cannot be written to the video RAM).

This command is a 2-byte successive command. To write character data successively without changing the blinking data, character color, and character address bank, the second character and those that follow can be input in the abbreviated form by using only the low-order 8 bits (D7 through D0). In this case, the write column address is automatically incremented (If a character is written to the 27th column, the next write address is automatically incremented to column 0 (leftmost) on one row below. If characters have been written to the 27 th column on the 11 th row, the next write address is automatically incremented to column 0 on row 0 ).

```
Column address ( }->\mathrm{ )
```


Row address $(\downarrow) \quad$ Row address increment
Row $n+1+1 \rightarrow 2 \rightarrow \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \rightarrow 25 \rightarrow 26 \rightarrow 27$

## (1) With MSB first (The command is input from MSB (D15).)

(MSB)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | RV | R | G | B | BL | Vc2 | C7 | C6 | C5 | C4 | C3 | C2 | C1 | C0 |


| Character specification bit |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C7 | C6 | C5 | C4 | C3 | C2 | C1 | C0 | Function |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Outputs data of 00 H |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Outputs data of 01H |
| $\underset{\sim}{\sim} \approx \underset{\sim}{\sim} \approx$ |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | Outputs FEH (Display Off Data) |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | FFH (2-byte successive command end code) |


| V C 2 output specification bit |  |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{c} 2}$ | Function |
| 0 | $\mathrm{~V}_{\mathrm{c} 2}$ specification OFF |
| 1 | $\mathrm{~V}_{\mathrm{c} 2}$ specification ON |


| With character blinking selected ${ }^{\text {Note }}$ | Blinking control bit (character units) |  |
| :---: | :---: | :---: |
|  | BL | Function |
|  | 0 | Character does not blink. |
|  | 1 | Character blinks. |

With character left and right reverse selected ${ }^{\text {Note }}$

| Left and right reverse character control bit |  |  |
| :---: | :---: | :---: |
| BL | Function |  |
| 0 | Left and right reverse character specification OFF |  |
| 1 | Left and right reverse character specification ON |  |


| Character color specification bit |  |  |  |
| :---: | :---: | :---: | :---: |
| $R$ | $G$ | $B$ | Function |
| 0 | 0 | 0 | Black |
| 0 | 0 | 1 | Blue |
| 0 | 1 | 0 | Green |
| 0 | 1 | 1 | Cyan |
| 1 | 0 | 0 | Red |
| 1 | 0 | 1 | Magenta |
| 1 | 1 | 0 | Yellow |
| 1 | 1 | 1 | White |


| Character color reverse specification bit |  |
| :---: | :---: |
| RV | Function |
| 0 | Character color reverse specification OFF |
| 1 | Character color reverse specification ON |

Note Set these bits with the initial setting command.
(2) With LSB first (Use of each bit is the same as (1). The command is input from LSB (D0).)
(LSB)

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VC2 | RB | B | G | R | RV | 1 | 1 | C0 | C1 | C2 | C3 | C4 | C5 | C6 | C7 |

## - Character specification

Specify the addresses of the 256 types of characters in each bank. Note, however, that addresses FEH and FFH are respectively fixed to Display Off Data and a 2-byte successive command end code (these addresses are also fixed when characters are changed by using a mask code option, and no characters can be stored to these addresses). The design of the characters can be created by using a mask code option.

## - Vc2 output specification

The character output from the $\mathrm{V}_{\mathrm{c} 2}$ pin can be specified in character units. The character specified by $\mathrm{V}_{\mathrm{c} 2}$ is not output from the RGB output or $\mathrm{V}_{\mathrm{C} 1}$ output channel (this specification is invalid when $R G B+R G B$ compatible BLK output selected).

## - Blinking control (character units) Note

Whether the character written to the video RAM blinks is specified in character units. Blinking is turned ON/OFF in screen units by using the character display control command (refer to 3.2 Display Control Command).

## - Left to right reverse character specification ${ }^{\text {Note }}$

Left to right reverse can be turned ON/OFF in character units (this specification is valid when left and right reverse is turned ON by the display control command).

Note Character blinking or character left to right reverse, whichever selected by the initial setting command, is valid.

## - Character color control

A character color can be set in units of one character (valid for RGB output only. The color is fixed for the Vc1 and VC2 output).

## - Character color reverse specification

It can be specified whether the color of a character can be reversed or not, in character units. Turning ON/ OFF the character color reverse is specified in screen units by the character color reverse ON/OFF command (refer to 3.5 Character Color Reverse ON/OFF Command).

### 3.16 Test Mode

This command is used to test the IC and must not be used for any other purposes.
The IC cannot be set in the test mode when the TEST pin (pin 9) is connected to GND.
(1) With MSB first (The command is input from MSB (D15).)
(MSB)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | T7 | T6 | T5 | T4 | T3 | T2 | T1 | T0 |

(2) With LSB first (Use of each bit is the same as (1). The command is input from LSB (D0).)
(LSB)

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | T0 | T1 | T2 | T3 | T4 | T5 | T6 | T7 |

## 4. TRANSFERRING COMMANDS

### 4.1 1-Byte Command



### 4.2 2-Byte Command



When transferring a 2-byte command, do not make $\overline{\mathrm{CS}}$ high and keep it low between the first and second bytes.

### 4.3 2-Byte Successive Commands



The 2-byte successive command writes characters to the video RAM. To successively write characters without changing the blinking data, reverse specification data, and $\mathrm{V}_{\mathrm{c} 2}$ specification data, first transfer the first byte and then transfer the second byte (character address).

To change the contents of the above data, change the contents of the data and then input the command from the first byte after terminating the 2-byte successive command once (by either making $\overline{\mathrm{CS}}$ high or transferring the 2-byte successive command end code).

However, the command cannot be transferred successively across banks.
When the low-order bank is selected, the command can be transferred successively in a character address range of 000 H to 0 FFH ; when the high-order bank is selected, the character address range is from 100 H to 1 FFH .

It is recommended that characters that are frequently used be stored to both the high-order and low-order banks.
To write a character that across the banks, complete successive transfer once, and then transfer the command from the first byte after changing the bank.

### 4.4 Successive Input of Command

Transfer each of the 1-byte, 2-byte, and 2-byte successive commands from a microcontroller to the $\mu$ PD6467 as follows.

To transfer a 1-byte or 2-byte command, or a 2-byte successive command with blinking data changed after a 2byte successive command has been transferred, either make $\overline{\mathrm{CS}}$ high once, or transfer FFH (2-byte successive command end code) at the end of the 2-byte successive command. In the latter case, it is not necessary to make $\overline{\mathrm{CS}}$ high.

### 4.4.1 When 2-byte successive command end code is not used

Example 1-byte command $\rightarrow$ 2-byte successive command $\rightarrow$ 1-byte command


### 4.4.2 When 2-byte successive command end code is used

Example 1-byte command $\rightarrow$ 2-byte successive command $\rightarrow$ 1-byte command


Remark By using the 2-byte successive command end code, the $\overline{\mathrm{CS}}$ pin may remain low. However, it is recommended to make $\overline{\mathrm{CS}}$ pin high to improve the noise immunity.

## 5. CHARACTER PATTERNS

The $\mu$ PD6467 can display 512 character patterns, including alphanumeric characters, Kanji characters, and symbols, which are stored in the character generator ROM. Each pattern in the character generator ROM can be modified by specifying a mask code option. However, the Display Off Data at character address FEH and 2-byte continuous command end code at FFH cannot be modified because they are fixed in both high-order (1) and low-order (0) banks. Therefore, no character pattern can be input at these addresses.

When none of the $12 \times 18$ dots are filled for a character pattern at addresses 000 H to 0 FDH and 100 H to 1 FDH, the character pattern is called Blank Data. Character address FEH in both banks is called Display Off Data. Blank Data and Display Off Data are represented in the same way (with no dots filled) in character patterns (of the $\mu$ PD6467GR-001) shown on the following pages, but they are different as follows:

| Character Code | Display of Character Area in Each Background Mode |  |  |
| :---: | :---: | :---: | :---: |
|  | No background | Minimum background | Overall background |
| Blank Data | Displays image | Displays background | Displays background |
| Display Off Data | Displays image | Displays image only <br> (without background) | Displays image only <br> (without background) |

You cannot specify Display Off Data for addresses other than FEH when using a mask code option. Blank Data, however, can be specified at any address from 000 H to 0 FDH or 100 H to 1FDH (address 0FFH and 1FFH cannot be used because they are fixed to the 2-byte continuous command end code).

The character patterns of the $\mu$ PD6467GR-001 (NEC's standard model) are shown on the following pages.

## $\mu$ PD6467GR-001 Character Patterns



|  | - - |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | F |  |  |  |  |  | $0$ |
|  |  |  |  | $\begin{aligned} & -1 \text { 엄 } \\ & - \text { 우 } \end{aligned}$ |  |  |  |
|  |  |  |  |  | $\begin{aligned} & \text { O} \\ & \hline 1 \\ & \hline 1 \end{aligned}$ |  |  |
|  |  |  | $[07 \mathrm{CH}]$ |  |  |  |  |
|  |  |  | $\begin{aligned} & \text { 음 } \\ & \text { an } \end{aligned}$ |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  | $\begin{aligned} & \text { 을 } \\ & \text { 꼬 } \end{aligned}$ |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | $\qquad$ |  |


|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 目 |  |  |  |
|  | 울 |  |  |  | $\begin{aligned} & \text { 웅 } \\ & \text { 号 } \end{aligned}$ |  |  |
|  | $\begin{aligned} & \text { 웅 } \\ & \text { 꼬 } \end{aligned}$ |  |  |  |  |  |  |
| $\begin{aligned} & \text { 旁 } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |
|  | ＊${ }^{\text {B }}$ |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  | 0 0 0 0 |  |  |  | 凹 | $\begin{array}{r} \text { D } \\ \\ \hline \end{array}$ |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |






Notes 1. Blank data
2. Display Off Data (character addresses are fixed)
3. 2-byte continuous input end code (character addresses are fixed)

Remark $0 \times x H$ indicates character address of the low-order (0) bank, and 1 xxH indicates that of the high-order (1) bank.

## 6. ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage VDD | VDD |  | -0.5 to +4.6 | V |
| Input pin voltageVin | VIN |  | -0.3 to $V_{D D}+0.3$ | V |
| Output pin voltage | Vout |  | -0.3 to $V_{\text {dd }}+0.3$ | V |
| Operating ambient temperature | $\mathrm{T}_{\mathrm{A}}$ |  | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | T ${ }_{\text {stg }}$ |  | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation | PD | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | 270 | mW |
| Output current | lo |  | $\pm 5$ | mA |

Caution Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently. The device should be operated within the limits specified under DC and AC Characteristics.

## Recommended Operating Range

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage range | VDD | Dot clock: LC oscillation | 2.7 |  | 3.6 | V |
|  |  | Dot clock: External input | 2.0 |  | 3.6 |  |
| Oscillation frequency (LC oscillation) | fosc | $V_{\text {dD }}=2.7$ to 3.6 V | 6.0 |  | 8.0 | MHz |
| External dot clock frequency ( $\times 1$ frequency mode) | fosc | $\mathrm{V} D \mathrm{D}=2.0$ to 3.6 V | 4.0 |  | 8.0 | MHz |
| External dot clock frequency ( $\times 2$ frequency mode) | fosc2 | $\mathrm{V} D \mathrm{DD}=2.0$ to 3.6 V | 8.0 |  | 16.0 | MHz |
| Operating ambient temperature | TA |  | -20 |  | +75 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics ( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 2 0}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified, $\mathrm{V}_{\mathrm{DD}}=\mathbf{2 . 0}$ to $\mathbf{3 . 6} \mathrm{V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage range | VDD |  | 2.0 | 3.3 | 3.6 | V |
| Current consumption 1 | IDD | $\mathrm{fosc}=8.0 \mathrm{MHz}, \mathrm{V}_{\text {dd }}=3.3 \mathrm{~V}$ |  |  | 5 | mA |
| Current consumption 2 | IdD | $f \mathrm{sc}=8.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{dd}}=2.0 \mathrm{~V}$ |  |  | 4 | mA |
| Control input high-level voltage | $\mathrm{V}_{\text {cIH }}$ |  | 0.7 VDD |  |  | V |
| Control input low-level voltage | V CIL |  |  |  | 0.3 VDd | V |
| Signal output high-level voltage | Vosh | $\mathrm{losh}=-1.0 \mathrm{~mA}(\mathrm{VDD}=3.3 \mathrm{~V})$ | 0.9 Vdd |  |  | V |
| Signal output low-level voltage | Vosı | $\mathrm{losL}=1.0 \mathrm{~mA}(\mathrm{VDD}=3.3 \mathrm{~V})$ |  |  | 0.1 VDD | V |

Remark Control input: DATA, CLK, $\overline{\mathrm{CS}}, \overline{\mathrm{PCL}}, \overline{H s y n c}, \overline{\mathrm{Vsync}}, \mathrm{CMDCT}$
Signal output: Vr, $\mathrm{V}_{\mathrm{g}}, \mathrm{V}_{\mathrm{b}}, \mathrm{V}_{\mathrm{c} 1}, \mathrm{~V}_{\mathrm{c} 2}, \mathrm{~V}_{\text {blk, }}$ BLK1, BLK2 (Rblk, Gblk, Bblk)
( ): Set by initial status setting command

Recommended Operation Timing ( $\mathrm{T}_{\mathrm{A}}=-20$ to $+75^{\circ} \mathrm{C}, \mathrm{V} D=2.0$ to 3.6 V )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Setup time | tset |  | 200 |  |  |
| Hold time | thold |  | 200 |  |  |
| Minimum clock low-level width | tckL |  | 300 |  |  |
| Minimum clock high-level width | tckH |  | 300 |  |  |
| Clock cycle | tтck |  | 700 |  |  |
| $\overline{\mathrm{CS}}$ setup time | tcss |  | 300 |  | ns |
| $\overline{\mathrm{CS}}$ hold time | tcsh |  | 400 |  | ns |
| Minimum $\overline{\text { Hsync }}$ low-level width | thwL |  | 4 |  | ns |
| Minimum $\overline{\text { Vsync low-level width }}$ | tvwL |  | 8 |  | ns |



Power-ON Clear Specifications

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { PCL }}$ pin low retention period | tpCLL |  | 10 |  |  | $\mu \mathrm{~s}$ |



## External clock input

External clock input timing (valid when selected by initial status setting command)


| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| External clock falling <br> $\rightarrow$ sync signal rise time | tc-H |  | 20 |  |  | ns |
| Sync signal rise time <br> $\rightarrow$ external clock falling | th-c |  | 20 |  |  | ns |
| ts (rising slew rate) | ts |  |  |  | Note | ns |

Note $10 \%$ of cycle of external clock
Example Where the external clock frequency is 8 MHz
Clock cycle $=125 \mathrm{~ns}$
$\mathrm{t}=12.5 \mathrm{~ns}$ (MAX.) because $125 \mathrm{~ns} \times 10 \%$ (MAX.)

Remarks 1. Always keep the phase relation between the rising of Hsync and external input clock.
2. Make sure that noise of greater than 100 ns is not superimposed on the input of Hsync.
3. Keep the OSCout pin open when the external clock is input.

## Character and BLK Signal Output

Characters and BLK signal are output in synchronization with the falling of the dot clock.


Output Timing ( $\mathrm{T}_{\mathrm{A}}=-20$ to $+75^{\circ} \mathrm{C}$, output load capacitance $=10 \mathrm{pF}$,

( ): Set by initial status setting command

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Character/BLK signal output delay | CDL | V dD $=3.0 \mathrm{~V}$ | 5 | 10 | 30 | ns |
| Character/BLK signal output delay | CDL | $V_{D D}=2.0 \mathrm{~V}$ | 10 | 15 | 50 | ns |
| Character/BLK signal rise time | CUS | $\mathrm{V} D \mathrm{D}=3.0 \mathrm{~V}$ | 1 |  | 10 | ns |
| Character/BLK signal rise time | CUS | $\mathrm{V} D \mathrm{D}=2.0 \mathrm{~V}$ | 1 |  | 25 | ns |
| Character/BLK signal falling | CDS | $\mathrm{V} D \mathrm{D}=3.0 \mathrm{~V}$ | 1 |  | 10 | ns |
| Character/BLK signal falling | CDS | $V_{D D}=2.0 \mathrm{~V}$ | 1 |  | 25 | ns |
| Minimum size of 1 dot width | DTW | VDD $=3.0 \mathrm{~V}$, External input clock $\times 1$ frequency mode | (1/fosc)-5 |  | (1/fosc) +5 | ns |
|  |  | VDD $=3.0 \mathrm{~V}$, External input clock $\times 2$ frequency mode | (2/fosc2) -5 |  | (2/foscz) +5 | ns |
| Minimum size of 1 dot width | DTW | VDD $=2.0 \mathrm{~V}$, External input clock $\times 1$ frequency mode | (1/fosc)-5 |  | (1/fosc) +5 | ns |
|  |  | VDD $=2.0 \mathrm{~V}$, External input clock $\times 2$ frequency mode | (2/foscz)-5 |  | (2/foscz) +5 | ns |

Remark fosc: External input clock frequency ( $\times 1$ frequency mode) $(\mathrm{MHz})$
fosc2: External input clock frequency ( $\times 2$ frequency mode) $(\mathrm{MHz})$

## Command Successive Input Permissible Time

Successively input commands under the following timing conditions:
( $\mathrm{T}_{\mathrm{A}}=-20$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.0$ to 3.6 V )

| Parameter | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Command successive input enable time | T1 | Common to all commands |  |  | 2.0 |  |  | $\mu \mathrm{s}$ |
|  | T2 | Video RAM write command | Display ON | LC oscillation | Note 1 |  |  | $\mu \mathrm{s}$ |
|  |  |  |  | External clock | Note 2 |  |  |  |
|  |  |  | Display OFF |  | Note 3 |  |  | $\mu \mathrm{s}$ |

Notes 1. (1) $2.0+(14 /$ fosc $) \times S 1+19 / f o s c+(1 / f o s c) \times S 2+$ thwL
(2) $2.0+(19 / f o s c) \times \mathrm{S}$

S : Character size ( $\times 1$ (MIN.) to $\times 4$ )
S1 : Horizontal character size before Hsync
S2 : Horizontal character size before Hsync
thwL: $\overline{H s y n c}$ width

Because the clock is not supplied to the internal circuitry during LC oscillation and $\overline{\mathrm{Hsync}}$, if $\overline{\mathrm{Hsync}}$ is input while the video RAM write command is executed, the width directly influences the execution time (1). If $\overline{\mathrm{Hsync}}$ is not input in the middle, the execution time is as (2) above.
Whether (1) or (2) is longer in time depending on the horizontal character size before and after $\overline{\mathrm{Hsync}}$ and $\overline{H s y n c}$ width is not known. The longer time is the permissible minimum time.
2. $2.0+31$ /fosc or $2.0+62 /$ fosc2 $\quad(S=1)$
$2.0+(19 /$ fosc $) \times S$ or $2.0+(38 /$ fosc2 $) \times S \quad(S=2,3,4)$
3. $2.0+19 /$ fosc or $2.0+38 /$ fosc2

Remark fosc : LC oscillation frequency or external input clock frequency (when $\times 1$ frequency mode is selected) (MHz)
fosc2 : External input clock frequency (when $\times 2$ frequency mode is selected) ( MHz )

The restriction of T2 is not applied to the commands other than the video RAM write command if the clock cycle for control satisfies the specifications.

DATA


## 7. APPLICATION CIRCUIT EXAMPLE



Notes 1. CR constant must be satisfied with Power-ON Clear Specification (refer to 6. ELECTRICAL CHARACTERISTICS).
2. This circuit can reduce the number of external components and facilitates the adjustment of oscillation frequency, using LC module (part number: Q285NCIS-11181, manufactured by Toko, Inc., pin connection: Figure A.)
3. Connect these pins as follows when inputting external clock:

OSCIn pin: external clock input, OSCout pin: open
4. Signals in () are set by using an initial status setting command (RGB + RGB compatible blanking).
5. When this connection is open, LSB first is selected.

Figure A. Q285NCIS-11181 Pin Connections (Bottom View)


## 8. PACKAGE DRAWING

## 20 PIN PLASTIC SHRINK SOP (225 mil)



## NOTE

Each lead centerline is located within 0.12 mm ( 0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
| :---: | :---: | :---: |
| A | 7.00 MAX. | 0.276 MAX. |
| B | 0.575 MAX. | 0.023 MAX. |
| C | 0.65 (T.P.) | 0.026 (T.P.) |
| D | $0.22_{-0.05}^{+0.10}$ | $0.009_{-0.002}^{+0.004}$ |
| E | $0.1 \pm 0.1$ | $0.004 \pm 0.004$ |
| F | 1.8 MAX. | 0.071 MAX. |
| G | $1.5 \pm 0.1$ | $0.059 \pm 0.004$ |
| H | $6.4 \pm 0.2$ | $0.252 \pm 0.008$ |
| I | $4.4 \pm 0.1$ | $0.173 \pm 0.004$ |
| J | $1.0 \pm 0.2$ | $0.039 \pm 0.008$ |
| K | $0.15_{-0.05}^{+0.10}$ | $0.006_{-0.002}^{+0.004}$ |
| L | $0.5 \pm 0.2$ | $0.020 \pm 0.008$ |
| M | 0.10 | 0.004 |
| N | 0.15 | 0.006 |

## 9. RECOMMENDED SOLDERING CONDITIONS

When soldering this product, it is highly recommended to observe the conditions as shown below. If other soldering processes are used, or if the soldering is performed under different conditions, please make sure to consult with our sales offices.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

## Surface mount devices

$\mu$ PD6467GR-xxx: 20-pin plastic shrink SOP (225 mil)

| Process |  | Conditions |
| :--- | :--- | :--- |
| Infrared ray reflow | Peak temperature: $235^{\circ} \mathrm{C}$ or below (Package surface temperature), <br> Reflow time: 30 seconds or less (at $210^{\circ} \mathrm{C}$ or higher), <br> Maximum number of reflow processes: 2 times. | IR35-00-2 |
| VPS | Peak temperature: $215^{\circ} \mathrm{C}$ or below (Package surface temperature), <br> Reflow time: 40 seconds or less (at $200^{\circ} \mathrm{C}$ or higher), <br> Maximum number of reflow processes: 2 times. | VP15-00-2 |
| Partial heating method | Pin temperature: $300^{\circ} \mathrm{C}$ or below, <br> Heat time: 3 seconds or less (Per each side of the device). |  |

Caution Apply only one kind of soldering condition to a device, except for "partial heating method", or the device will be damaged by heat stress.

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

## Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## [MEMO]

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

