UTC 75323

LINEAR INTEGRATED CIRCUIT

MULTIPLE RS-232 DRIVERS AND RECEIVERS


DESCRIPTION

The UTC 75323 combines five drivers and three receivers. The flow-through design of the UTC 75323 decreases the part count, reduces the board space required, and allows easy interconnection of the UART and serial-port connector. The all-bipolar circuits and processing of the UTC 75323 provide a rugged, low-cost solution for this function.

The UTC 75323 complies with the requirements of the ANSI TIA/EIA-232-Fand ITU (formerly CCITT) V.28 standards. These standards are for data interchange between a host computer and a peripheral at signal rates up to 20 Kbit/s. The switching speeds of the UTC 75323 are fast enough to support rates up to 120 kbit/s with lower capacitive loads (shorter cables). Interoperability at the higher signaling rates cannot be assured unless the designer has design control of the cable and the interface circuits at both ends. For interoperability at signaling rates up to 120 kbit/s, use of ANSI Standard TIA/EIA-423-B and TIA/EIA-422-B and ITU Recommendations V.10 and V.11 are recommended.

FEATURES

- *Single Chip With Easy Interface Between UART and Serial-Port Connector of an External Modem or Other Computer Peripheral
- *Five Drivers and Three Receivers Meet or Exceed the Requirements of ANSI Standard TIA/EIA-232-F and ITU Recommendation V.28 Standards.
- *Supports Data Rates up to 120 kbit/s.
- *Complement to the UTC 75232.






UNISONIC TECHNOLOGIES CO., LTD.

QW-R113-007,A




UTC 75323 LINEAR INTEGRATED CIRCUIT

PIN CONFIGURATION



LOGIC SYMBOL *


LOGIC DIAGRAM (POSITIVE LOGIC)



* This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


UTC 75323 LINEAR INTEGRATED CIRCUIT

SCHEMATIC (EACH DRIVER)



Resistor values shown are nominal.

SCHEMATIC (EACH RECEIVER)



Resistor values shown are nominal.

UTC UNISONIC TECHNOLOGIES CO., LTD.

UTC 75323 LINEAR INTEGRATED CIRCUIT

ABSOLUTE MAXIMUM RATINGS (Ta=25℃)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply voltage (see Note 1)	Vcc	10	V
Supply voltage (see Note 1)	VDD	15	V
Supply voltage (see Note 1)	Vss	-15	V
Input voltage range: Driver Receiver	Vı	-15 ~ 7 -30 ~ 30	V
Output voltage range, (Driver)	Vo	-15 ~ 15	V
Low-level output current (Receiver)	lol	20	mA
Package thermal impedance SOP-20 DIP-20	θ JA	97 67	°C/W
Lead temperature 1.6mm(1/6 inch) from case for 10 seconds	Tlead	260	°C
Storage temperature range	Tstg	-65 ~ 150	°C

note: 1. All voltages are with respect to the network ground terminal.

RECOMMENDED OPERATING CONDITIONS

PARAMETER		SYMBOL	MIN	TYP	MAX	UNIT	
Supply voltage		Vdd	7.5	9	13.5		
		Vss	-7.5	-9	-13.5	V	
		Vcc	4.5	5	5.5		
High-level input voltage	Driver	ViH	1.9			V	
Low-level input voltage	Driver	VIL			0.8	V	
High-level output current	Driver	Іон			-6	mA	
	Receiver	IOH			-0.5	IIIA	
High-level output current,	Driver	loL			6	mA	
	Receiver	IOL			16	IIIA	
Operating free-air temperatu	ire	Ta	0		70	$^{\circ}$	

SUPPLY CURRENTS OVER OPERATING FREE-AIR TEMPERATURE RANGE

PARAMETER	SYMBOL	TEST COND	TEST CONDITIONS			UNIT
Supply current from VDD		All inputs at 1.9V, No load	VDD=9V, Vss=-9V		25	mA
	IDD		VDD=12V, Vss=-12V		32	IIIA
	טטו	All inputs at 0.8V, No load	VDD=9V, Vss=-9V		7.5	mA
			VDD=12V, Vss=-12V		9.5	IIIA
Supply current from Vss		All inputs at 1.9V, No load	VDD=9V, Vss=-9V		-25	mA
	Iss		VDD=12V, Vss=-12V		-32	IIIA
	155	All inputs at 0.8V, No load	VDD=9V, Vss=-9V		-5.3	mA
			VDD=12V, Vss=-12V		-5.3	шА
Suppy current from Vcc	lcc	Vcc=5V,All inputs at 5V, No load			20	mA

LINEAR INTEGRATED CIRCUIT UTC 75323

ELECTRICAL CHARACTERISTICS OVER OPERATING FREE-AIR TEMPERATURE RANGE, VDD=9V, Vss=-9V, Vcc=5V (UNLESS OTHERWISE NOTED)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-level output voltage	Vон	V _I L=0.8V,RL=3k Ω (See Figure 1)	6	7.5		V
Low-level output voltage(see Note 2)	Vol	V _I H=1.9V,RL=3k Ω (See Figure 1)		-7.5	-6	V
High-level Input current	Іін	V ₁ =5V (See Figure 2)			10	μА
Low-level input current	lı∟	V ₁ =0 (See Figure 2)			-1.6	mA
High-level short-circuit output current (see Note 3)	los(H)	V _I L=0.8V,Vo=0 (See Figure 1)	-4.5	-9	-19.5	mA
Low-level short-circuit output current	los(L)	VIH=2V,Vo=0 (See Figure 1)	4.5	9	19	mA
Output resistance (see Note 4)	ro	Vcc=VDD=Vss=0,Vo=-2V to 2V	300	, The state of the		Ω

- Notes: 2.The algebraic convention, where the more positive(less negative) limit is designated as maximum, is used in this data sheet for logic levels only,e.g.,if-10V is maximum, the typical value is a more negative voltage.
 - 3.Output short-circuit conditions must maintain the total power dissipation below absolute maximum ratings.
 - 4.Test conditions are those specified by TIA/EIA-232-F and as listed above.

SWITCHING CHARACTERISTICS (Ta=25 $^{\circ}$ C,VDD=12V,Vss=-12V,Vcc=5V \pm 10%)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Propagation delay time, low- to high-level output	tрLн	RL=3k Ω to 7k Ω , CL=15pF (See Figure 3)		315	500	ns
Propagation delay time, high-to low-level output	tphl	,		75	175	115
TTLH Transition time, low-to high-level output		RL=3k Ω to 7k Ω , CL=15pF (See Figure 3)		60	100	ns
	(ILF	RL= $3k\Omega$ to $7k\Omega$, CL= $2500pF$ (See Figure 3 and Note 5)		1.7	2.5	μ \$
Transition time, high-to low-level output	tтнь	RL= $3k\Omega$ to $7k\Omega$, CL= $15pF$ (See Figure 3)		40	75	ns
		RL= $3k\Omega$ to $7k\Omega$, CL= $2500pF$ (See Figure 3 and Note 6)		1.5	2.5	μS

- Note: 5. Measured between-3-V and 3-V points of the output waveform (TIA/EIA-232-F conditions),all unused inputs are tied either high or low.
 - $6. \ Measured \ between \ 3-V \ and \ -3-V \ points \ of \ the \ output \ waveform \ (TIA/EIA-232-F \ conditions), all \ unused \ inputs \ descriptions \$ are tied either high or low

ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING **CONDITIONS** (UNLESS OTHERWISE NOTED)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP*	MAX	UNIT
Positive-going input threshold voltage	VIT+	See Figure5	Ta=25°C	1.75	1.9	2.3	
	VII+		Ta=0°C to 70°C	1.55		2.3	V
Negative-going input threshold voltage	VIT-	See Figure5		0.75	0.97	1.25	v
Input hysteresis voltage(VIT+ - VIT-)	Vhys			0.5			
High-level output voltage	Vou	lou- 0 Em A	VIH=0.75V	2.6	4	5	
	Voh Ioh=-0.5mA	Inputs open	2.6			V	
Low-level output voltage	Vol	IoL=10mA,VI=3V			0.2	0.45	V
I Bala Jawa Baran Arangan A	Іін	Vı=25V.		3.6		8.3	dB
High-level input current	ш	Vi=3V		0.43			mA
	In.	VI=-25V		-3.6		-8.3	mA
Low-level input current	lıL	VI=-3V		-0.43			mA
Short-circuit output current	los	See Figure 4		-3.4	-12	mA	

^{*} All typical values are at Ta=25 $^{\circ}$ C,Vcc=5V,VpD=9V,Vss=-9V



UTC 75323 LINEAR INTEGRATED CIRCUIT

SWITCHING CHARACTERISTICS (Ta=25°C,VCC=5V,VDD=12V,VSS= -12V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Propagation delay time, low-to high-level output	tplH	CL=50pF,RL=5k Ω		107	500	ns
Propagation delay time, high- to low-level output	tphl	See Figure 6		42	150	ns
Transition time, low-to high-level output	tтьн			175	525	ns
Transition time, high- to low-level output	tTHL			16	60	ns

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit for Voh,Vol,Ios(H),and Ios(L)






Figure 2. Driver Test Circuit for IIH and IIL





NOTES:A. CL includes probe and jig capacitance. B. The pulse generator has the following characteristics(tw=25 μ s,PRR=20kHz,Zo=50 Ω ,tr=tf<50ns)

Figure 3. Driver Test Circuit and Voltage Waveforms




Figure 4. Receiver Test Circuit for los





Figure 5. Receiver Test Circuit for VIT, VOH, and VOL


LINEAR INTEGRATED CIRCUIT UTC 75323





NOTES: A. CL includes probe and jig capacitance. B. The pulse generator has the following characteristics(tw=25 μ s,PRR=20kHz,Zo=50 Ω ,tr=tf<50ns)


Figure 6. Receive Propagation and Transition Times

TYPICAL CHARACTERISTICS DRIVER SECTION












UNISONIC TECHNOLOGIES CO., LTD.


7

UTC 75323 LINEAR INTEGRATED CIRCUIT









NOTE A: This figure shows the maximum amplitude of a positive-going pulse that, starting from OV, does not cause a change of the output level.

8

LINEAR INTEGRATED CIRCUIT UTC 75323

APPLICATION INFORMATION

Diodes placed in series with the VDD and Vss leads protect the UTC GD75323 in the fault condition in which the device output are shorted to VDD or Vss, and the Power supplies are at low and provide low-impedance paths to ground(see Figure 15)





Figure 7. Power-Supply Protection to Meet Power-Off Fault Condition of TIA/EIA-232-F



*See Figure 10 to select the correct values for the loading capacitors (C1,C2,C3,C4 and C5), which may be required to meet the RS-232 maximum slew-rate requirement of 30V/us. The value of the loading capacitors res required depends upon the line length and desired slew rate, but is typically 330pF.

NOTE C:To use the receivers only, VDD and Vss both must be powered or tied to ground.

Figure 8. Typical Connection

UTC 75323 LINEAR INTEGRATED CIRCUIT

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

UTC UNISONIC TECHNOLOGIES CO., LTD.

10