Features

- **Very High Transmitting Frequency Accuracy Compared to SAW Solutions (Enables Receivers at Lower Bandwidth than with SAW Resonators)**
- **Lower Cost than the Usual Discrete Solutions Using SAW and Transistors**
- **Supply Voltage 2.0V to 5.5V in the Temperature Range −20°C to +70°C Supply Voltage 2.2 V to 5.5 V in the Temperature Range −40°C to +85°C**
- **XTO Output for Clocking the Microcontroller, Thereby Together with the ATAR090 or ATAR890 Results in the Optimum System Cost-effectiveness**
- **One-chip Solution with Minimum External Circuitry**
- **Very Small SSO16 Package, Pitch 0.635, 150 mil**
- **"Single-ended Open-collector" Output (Same Antennas as in Discrete Solutions Can Be Used, Simpler Adaptation of Magnetic Loop Antennas)**
- **Very Large FSK Frequency Deviation Achievable by ±100 ppm Pulling of the Reference Crystal**
- **Enables Receivers at Lower Bandwidth than with SAW Resonators**
- **ESD Protection According to MIL-STD.883 (4 KV HBM) Except Pins XTO1/ 2, ANT and LF**

Electrostatic sensitive device.
Observe precautions for handling.

UHF ASK/FSK Transmitter

U2741B

1. Description

The U2741B is a PLL transmitter IC which has been especially developed for the demands of RF low-cost data transmission systems at data rates up to 20 kBaud.

The transmitting frequency range is 300 MHz to 450 MHz. The device can be used in both FSK and ASK systems.

Figure 1-1. System Block Diagram

Figure 1-2. Block Diagram

2. Pin Configuration

Figure 2-1. Pinning SSO16


```
        ASK  1            16  DIVIC
        FSK  2            15  PWRSET
        VCC  3            14  PWRVCC
        CLK  4    U2741B  13  ANT
        GND  5            12  PWRGND1
       LFVCC 6            11  PWRGND2
       LFGND 7            10  XTO1
         LF  8             9  XTO2
```

Table 2-1. Pin Description

Pin	Symbol	Function
1	ASK	Modulation input ASK
2	FSK	Modulation input FSK
3	VCC	Supply voltage
4	CLK	Clock output
5	GND	Ground
6	LFVCC	Supply voltage VCO
7	LFGND	VCO ground
8	LF	Circuit PLL loop
9	XTO2	FM modulation output
10	XTO1	Connection for crystal
11	PWRGND2	Power GND2
12	PWRGND1	Power GND1
13	ANT	RF output
14	PWRVCC	Supply voltage power amplifier
15	PWRSET	Applied to VCC
16	DIVIC	Pitch factor setting for crystal L: high crystal frequency H: low crystal frequency

3. General Description

The fully integrated VCO and the "single-ended open-collector" output allow particularly simple, low-cost RF miniature transmitters to be assembled. The single-ended output enables a considerably simplified adaptation of both a magnetic loop antenna of any form or a $\lambda/4$ antenna. This is because the load impedance must not be balanced as would be the case with a differential output.

The XTO's frequency can be selected at either 13.56 MHz (USA 9.844 MHz) or 6.78 MHz (USA 4.9219 MHz). Thus, it is possible to use not only exceptionally small SMD crystals at 13.56 MHz but also very low-cost 6.78 MHz crystals in a wired metal package (e.g., in the HC49S housing). The frequency is selected by connecting pin 16 (DIVC) to either GND or V_S.

At high frequencies, crystals have a very fast start-up time (< 1.5 ms at 13.56 MHz, < 3 ms at 6.78 MHz), whereby a wait time of 5 to 10 ms is required until the transmitter IC is locked. This means that the processor does not need to poll a lock detect output.

4. Functional Description

The IC can be switched on at both the FSK and the ASK input. The IC's ChipSelect is performed by the logical OR operation of ASK and FSK input. In the case of V_{FSK}, $V_{ASK} \leq 0.3V$, the power-down supply current is IS_{off} < 0.35 µA. The ASK input activates the power amplifier and the PLL. The FSK input only activates the PLL and, if capacitor C_3 is installed, pulls the crystal to the lower frequency, whereby the transmitter is FSK modulated. After switching on at FSK, the VCO locks onto the 32 or 64 times higher frequency of the crystal oscillator.

4.1 FSK Transmission

The U2741B is switched on by $V_{FSK} = V_S$. 5 ms later, V_S is applied to V_{ASK}. The output can then be modulated by means of pin FSK. This is done by connecting capacitor C_3 in parallel to the load capacitor C_4.

4.2 ASK Transmission

The U2741B is activated by $V_{FSK} = V_S$. V_{ASK} remains 0V for 5 ms, then the output power can be modulated by means of pin ASK. In this case, V_{FSK} remains $= V_S$ during the message, the capacitor C_3 is not mounted.

4.3 Take-over of the Clock Pulse in the Microcontroller

The clock of the crystal oscillator can be used for clocking the microcontroller. The ATAR090 and ATAR890 have the special feature of starting with an integrated RC oscillator to switch on the U2741B with $V_{FSK} = V_S$. 5 ms later, the 3.39-MHz clock frequency is present, so that the message can be sent with crystal accuracy.

5. Application Circuit

The following component values are recommendations for a typical application. C_5, C_6, and C_7 are block capacitors. The values of these capacitors depend on the board layout. C_5 = 1 nF, C_6 = 1 nF, and C_7 = 22 nF are typically used here. For C_5, the impedance between f = 100 MHz and f = 1 GHz should be as low as possible.

C_3 is not needed in ASK transmitter applications. In the case of FSK, C_3 is selected in such a way that the desired transmission frequency deviation is achieved (typical ±30 kHz). The capacitance here depends upon the crystal's load capacity (C_4) recommended by the manufacturer of the crystal. C_2 = 3.9 nF, C_1 = 15 nF, and R_4 = 220Ω

C_{Loop1} and C_{Loop2} are selected so that the antenna oscillates in resonance and the adaptation to the appropriate impedance transformation is possible.

L_{Feed} is an inductor for the antenna's DC current supply. A typical value is L_{Feed} = 220 nH. L_{Feed} can be either printed on the PC board or be a discrete component.

5.1 Output Power Measurement

The output network [as shown in Figure 5-1] can be used for output power evaluation, the exact values of L_{10} and C_{10} depend on the layout.

L_{10} and C_{10} form the transformation network to adopt the output impedance of the IC to 50Ω Table 5-1 shows the values for an output power of 2 mW and an R_{PWRSET} = 1.2 kΩ

Table 5-1. Transformation Network

f/MHz	C10/pF	L10/nH	Z_{Load_opt}/Ω
315	2.7	56	260 + j330
433.92	1.8	33	185 + j268

Figure 5-1. Measurement Output Network

Figure 5-2. Application Circuit

6. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameters	Symbol	Min.	Max.	Unit
Supply voltage	V_S		6	V
Power dissipation	P_{tot}		250	mW
Junction temperature	T_j		150	°C
Storage temperature	T_{stg}	−55	125	°C
Ambient temperature	T_{amb}	−40	105	°C

7. Thermal Resistance

Parameters	Symbol	Value	Unit
Junction ambient	R_{thJA}	180	K/W

8. Electrical Characteristics

All parameters are referred to GND (pin 5). The possible operating ranges refer to different circuit conditions:
V_S = 2.0V to 5.5V at T_{amb} = −20°C to +70°C, V_S = 2.2V to 5.5V at T_{amb} = −40°C to +85°C (typically 25°C, 3V)

Parameters	Test Conditions	Symbol	Min.	Typ.	Max.	Unit
Supply current (power down)	V_{ASK}, V_{FSK} ≤ 0.3V, V_S < 3.6V	IS_{off}			0.35	µA
Supply current (power up, output OFF)	V_{ASK} = GND, V_{FSK} = V_S, V_s = 3V	IS_{on}		4.7	6.2	mA
Supply current (power up, output ON)	V_{ASK} = V_S, V_S = 3V, R_{PWRSET} = 1.2 kΩ	$IS_{transmit}$		10	12.5	mA
Output power	V_S = 3V, T_{amb} = 25°C, f = 433.92 MHz R_{PWRSET} = 1.2 kΩ R_{PWRSET} = 1.8 kΩ	P_{Ref} P_{Ref}	1.5 −0.5	3 1	5 3	dBm dBm
Output power variation for the full temperature range	T_{amb} = −40°C to +85°C, f = 433.92 MHz, V_S = 3.0V V_S = 2.4V T_{amb} = −20°C to +85°C, f = 433.92 MHz, V_S = 2.0V P_{out} = P_{Ref} + ΔP_{Ref}	ΔP_{Ref} ΔP_{Ref} ΔP_{Ref}			−1.5 −4.0 −5.5	dB dB dB
Output power variation for f = 315 MHz compared to f = 433.92 MHz	f = 315 MHz P_{out} = P_{Ref} + ΔP_{Ref}	ΔP_{Ref}		1.5		dB
Maximum peak output antenna voltage	at P_{out} = 2.0 mW, the load impedance must be selected to meet the V_{out} maximum requirement the supply current is not dependent on the load impedance tolerance	V_{outmax}		V_S − 0.7V		$V_{(peak)}$
Spurious emission	at T_{amb} = 25°C f_o ±(n × f_{PC}) where f_{PC} = 6.78 MHz Load capacitance at CLK ≤ 3 pF f = 230 MHz to 470 MHz f < 230 MHz, f > 470 MHz	Em Em			−40 −58	dBC dBC

8. Electrical Characteristics (Continued)

All parameters are referred to GND (pin 5). The possible operating ranges refer to different circuit conditions:
V_S = 2.0V to 5.5V at T_{amb} = –20°C to +70°C, V_S = 2.2V to 5.5V at T_{amb} = –40°C to +85°C (typically 25°C, 3V)

Parameters	Test Conditions	Symbol	Min.	Typ.	Max.	Unit
Oscillator frequency XTO	M-version: at T_{amb} = 25°C N-version: full temperature range (monitoring) Crystal frequency = 13.56 MHz	f_{XTO}	13.56 – 30 ppm	13.56	13.56 + 30 ppm	MHz
	Crystal frequency = 6.78 MHz	f_{XTO}	6.78 – 30 ppm	6.78	6.78 + 30 ppm	MHz
	Load capacity of the crystal must be selected accordingly					
Loop bandwidth	For best LO noise Loop filter components: C_2 = 3.9 nF, C_1 = 15 nF, R_4 = 220Ω	B_{Loop}		100		kHz
Phase noise PLL	Referring to the phase comparator f_{PC} = 6.78 MHz	PN_{PLL}		–111	–105	dBC/Hz
Phase noise VCO	at 1 MHz at 36 MHz	PN_{VCO} PN_{VCO}		–91 –123	–87 –119	dBC/Hz
Frequency range of the VCO		f_{VCO}	300		450	MHz
Clock output (CMOS microcontroller compatible)		Clk_{out}		f_{out}/128		MHz
Load capacitance at CLK		C_{CLK}			10	pF
Series resonance R of the crystal	f_{XTO} = 13.56 MHz f_{XTO} = 9.84 MHz f_{XTO} = 6.78 MHz f_{XTO} = 4.90 MHz	Rs Rs Rs Rs			80 100 150 225	Ω
FSK modulation frequency rate	Duty cycle of the modulation signal = 50%	f_{modFSK}	0		20	kHz
ASK modulation frequency rate	Duty cycle of the modulation signal = 50%	f_{modASK}	0		20	kHz
CLK output - Output current Low - Output current Low - Output current High - Output current High	V_{CLK} = 0.2 × V_S V_{CLK} = 0.3 × V_S V_{CLK} = 0.8 × V_S V_{CLK} = 0.7 × V_S	I_{ol} I_{ol} I_{oh} I_{oh}	150 200 –150 –200		 +100	μA μA μA μA
ASK input - Low level input voltage - High level input voltage - Input current High		V_{ASKl} V_{ASKh} I_{ASKh}	 1.7 		0.3 140	V V μA
FSK input - Low level input voltage - High level input voltage - Input current High		V_{FSKl} V_{FSKh} I_{FSKh}	 1.7 		0.3 140	V V μA

9. Ordering Information

Extended Type Number	Package	Remarks
U2741B-NFBY	SSO16	Tube, optimized power-supply rejection, value of C_4 differs from M-version, enhanced XTO stability, Pb-free
U2741B-NFBG3Y	SSO16	Taped and reeled, see above, Pb-free

10. Package Information

Dimensions in mm

technical drawings according to DIN specifications

Drawing-No.: 6.543-5060.01-4

Issue: 2; 05.02.99

Drawing refers to following types: SSO16

Package acc. JEDEC MO 137 AB

11. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

Revision No.	History
4733B-RKE-09/05	• Put datasheet in a new template • Pb-free Logo on page 1 added • Ordering Information on page 9 changed

Printed on recycled paper.