

VND810PEP-E

DOUBLE CHANNEL HIGH SIDE DRIVER

TARGET SPECIFICATION

Table 1. General Features

TYPE	R _{DS(on)}	Іоит	Vcc
VND810PEP-E	160 mΩ (*)	3.5 A (*)	36 V

WWW.DZSG

(*) Per each channel

- CMOS COMPATIBLE INPUTS
- OPEN DRAIN STATUS OUTPUTS
- ON STATE OPEN LOAD DETECTION
- OFF STATE OPEN LOAD DETECTION
- SHORTED LOAD PROTECTION
- UNDERVOLTAGE AND OVERVOLTAGE SHUTDOWN
- PROTECTION AGAINST LOSS OF GROUND
- VERY LOW STAND-BY CURRENT
- REVERSE BATTERY PROTECTION (**)
- IN COMPLIANCE WITH THE 2002/95/EC EUROPEAN DIRECTIVE

DESCRIPTION

The VND810PEP-E is a monolithic device designed in STMicroelectronics VIPower M0-3 Technology, intended for driving any kind of load with one side connected to ground.

Active V_{CC} pin voltage clamp protects the device against low energy spikes (see ISO7637 transient compatibility table).

Figure 1. Package



Active current limitation combined with thermal shutdown and automatic restart protects the device against overload. The device detects open load condition both in on and off state. Output shorted to V_{CC} is detected in the off state. Device automatically turns off in case of ground pin disconnection.

Table 2. Order Codes

Package	Tube	Tape and Reel
PowerSSO-12	VND810PEP-E	VND810PEPTR-E

Note: (**) See application schematic at page 9



Figure 2. Block Diagram




Table 3. Absolute Maximum Ratings

<u>2/1</u>5

Symbol	Parameter	Value	Unit
V _C C	DC Supply Voltage	41	V
- V _{CC}	Reverse DC Supply Voltage	- 0.3	V
- I _{GND}	DC Reverse Ground Pin Current	- 200	mA
lout	DC Output Current	Internally Limited	А
- I _{OUT}	Reverse DC Output Current	- 6	Α
I _{IN}	DC Input Current	+/- 10	mA
I _{stat}	DC Status Current	+/- 10	mA
Vesd	Electrostatic Discharge (Human Body Model: R=1.5KΩ; C=100pF) - INPUT - STATUS - OUTPUT - Vcc	4000 4000 5000 5000	V V V
P _{tot}	Power Dissipation T _C =25°C	54	W
Tj	Junction Operating Temperature	Internally Limited	°C
T _c	Case Operating Temperature	- 40 to 150	°C
T _{stg}	Storage Temperature	- 55 to 150	°C

Figure 3. Configuration Diagram (Top View) & Suggested Connections for Unused and N.C. Pins **GND** 12 ⊐ V_{cc} NC 11 OUTPUT1 ¹ 10 INPUT1 3 □ OUTPUT1 STATUS1 9 4 □ OUTPUT2 STATUS2 5 8 □ OUTPUT2 INPUT2 6 7 $TAB = V_{cc}$ Connection / Pin Status N.C. Output Input Floating Χ Χ Χ Χ To Ground X Through 10KΩ resistor

Figure 4. Current and Voltage Conventions




Table 4. Thermal Data

Symbol	Parameter		Value		Unit
R _{thj-case}	Thermal resistance junction-case	(MAX)	2.3		°C/W
R _{thj-amb}	Thermal resistance junction-ambient	(MAX)	61 (*)	50 (**)	°C/W

Note: (*) When mounted on a standard single-sided FR-4 board with 1cm^2 of Cu (at least $35 \mu \text{m}$ thick) connected to all V_{CC} pins. Note: (**) When mounted on a standard single-sided FR-4 board with 8cm^2 of Cu (at least $35 \mu \text{m}$ thick) connected to all V_{CC} pins.

VND810PEP-E

ELECTRICAL CHARACTERISTICS (8V<V $_{CC}$ <36V; -40°C<T $_{j}$ <150°C unless otherwise specified) (Per each channel)

Table 5. Power Outputs

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vcc	Operating Supply Voltage		5.5	13	36	V
Vusp	Undervoltage Shut-down		3	4	5.5	V
Vov	Overvoltage Shut-down		36			V
R _{ON}	On State Resistance	I _{OUT} =1A; T _j =25°C I _{OUT} =1A; V _{CC} >8V			160 320	m Ω m Ω
I _S	Supply Current	Off State; $V_{CC}=13V$; $V_{IN}=V_{OUT}=0V$ Off State; $V_{CC}=13V$; $V_{IN}=V_{OUT}=0V$; $T_j=25^{\circ}C$ On State; $V_{CC}=13V$; $V_{IN}=5V$; $I_{OUT}=0A$		12 12 5	40 25 7	μA μA mA
I _{L(off1)}	Off State Output Current	V _{IN} =V _{OUT} =0V	0		50	μΑ
I _{L(off2)}	Off State Output Current	V _{IN} =0V; V _{OUT} =3.5V	-75		0	μΑ
I _{L(off3)}	Off State Output Current	V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _j =125°C			5	μΑ
I _{L(off4)}	Off State Output Current	V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _j =25°C			3	μΑ

Table 6. Switching $(V_{CC} = 13V)$

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	R_L =13 Ω from V_{IN} rising edge to V_{OUT} =1.3 V		30		μs
t _{d(off)}	Turn-on delay time	R_L =13 Ω from V_{IN} falling edge to V_{OUT} =11.7 V		30		μs
(dV _{OUT} / dt) _{on}	Turn-on voltage slope	R_L =13 Ω from V_{OUT} =1.3 V to V_{OUT} =10.4 V		See relative diagram		V/µs
(dV _{OUT} / dt) _{off}	Turn-off voltage slope	R_L =13 Ω from V_{OUT} =11.7 V to V_{OUT} =1.3 V		See relative diagram		V/µs

Table 7. V_{CC} - Output Diode

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
VF	Forward on Voltage	-l _{OUT} =0.5A; T _i =150°C			0.6	V

Table 8. Status Pin

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
\/	Status Low Output	1 1 6 mA			0.5	V
V_{STAT}	Voltage	I _{STAT} = 1.6 mA			0.5	V
I _{LSTAT}	Status Leakage Current	Normal Operation; V _{STAT} = 5V			10	μΑ
C _{STAT}	Status Pin Input Capacitance	Normal Operation; V _{STAT} = 5V			100	pF
V/	Status Clamp Valtage	I _{STAT} = 1mA	6	6.8	8	V
V_{SCL}	Status Clamp Voltage	I _{STAT} = - 1mA		-0.7		V

ELECTRICAL CHARACTERISTICS (continued)

Table 9. Logic Input

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{IL}	Input Low Level				1.25	V
I _{IL}	Low Level Input Current	V _{IN} = 1.25V	1			μΑ
VIH	Input High Level		3.25			V
I _{IH}	High Level Input Current	V _{IN} = 3.25V			10	μΑ
V _{I(hyst)}	Input Hysteresis Voltage		0.5			V
V _{ICL}	Input Clamp Voltage	I _{IN} = 1mA I _{IN} = -1mA	6	6.8 -0.7	8	V V

Table 10. Protections (See note 1)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
T _{TSD}	Shut-down Temperature		150	175	200	°C
T _R	Reset Temperature		135			°C
T _{hyst}	Thermal Hysteresis		7	15		°C
t _{SDL}	Status Delay in Overload Conditions	$T_j > T_{TSD}$			20	μs
l _{lim}	Current limitation	5.5V <v<sub>CC<36V</v<sub>	3.5	5	7.5 7.5	A A
V _{demag}	Turn-off Output Clamp Voltage	I _{OUT} =1A; L=6mH	V _{CC} -41	V _{CC} -48	V _{CC} -55	V

Note: 1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Table 11. Openload Detection

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
la.	Openload ON State	V _{IN} =5V	20	40	80	mA
l _{OL}	Detection Threshold	VIN=5 V	20	40	00	IIIA
toou	Openload ON State	I _{OUT} =0A			200	
UDOL(on)	t _{DOL(on)} Detection Delay	1001=04			200	μs
	Openload OFF State					
V _{OL}	Voltage Detection	V _{IN} =0V	1.5	2.5	3.5	V
	Threshold					
t _{DOL(off)}	Openload Detection Delay at Turn Off				1000	μs



Figure 5.




Figure 6. Switching time Waveforms




Table 12. Truth Table

CONDITIONS	INPUT _n	OUTPUT _n	STATUS _n
Normal Operation	L	L	H
	H	H	H
Current Limitation	L H H	L X X	$H $ $(T_j < T_{TSD}) H$ $(T_j > T_{TSD}) L$
Overtemperature	L	L	H
	H	L	L
Undervoltage	L	L	X
	H	L	X
Overvoltage	L	L	H
	H	L	H
Output Voltage > V _{OLn}	L	H	L
	H	H	H
Output Current < I _{OLn}	L	L	H
	H	H	L

Table 13. Electrical Transient Requirements on $\ensuremath{V_{\text{CC}}}$ Pin


ISO T/R 7637/1 Test Pulse	TEST LEVELS				
	I	II	III	IV	Delays and Impedance
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω
2	+25 V	+50 V	+75 V	+100 V	$0.2~\text{ms}~10~\Omega$
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs 50 Ω
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs 50 Ω
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω

ISO T/R 7637/1 Test Pulse	TEST LEVELS RESULTS			
	<u>l</u>	II	III	IV
1	С	С	С	С
2	С	С	С	С
3a	С	С	С	С
3b	С	С	С	С
4	С	С	С	С
5	С	E	E	E

CLASS	CONTENTS
С	All functions of the device are performed as designed after exposure to disturbance.
Е	One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

477

Figure 7. Waveforms



+5V +5V +5V V_{CC} Rprot STATUS1 D_{ld} Δ μС **R**prot INPUT1 OUTPUT² R_{prot} STATUS2 Rprot INPLIT2 OUTPUT2 GND R_{GND} V_{GND} D_{GND}

Figure 8. Application Schematic

GND PROTECTION NETWORK AGAINST REVERSE BATTERY

Solution 1: Resistor in the ground line (R_{GND} only). This can be used with any type of load.

The following is an indication on how to dimension the $R_{\mbox{\footnotesize{GND}}}$ resistor.

- 1) $R_{GND} \le 600 \text{mV} / (I_{S(on)max})$.
- 2) $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where $-I_{\mbox{\footnotesize{GND}}}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in R_{GND} (when V_{CC} <0: during reverse battery situations) is:

 $P_D = (-V_{CC})^2 / R_{GND}$

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the R_{GND} will produce a shift ($I_{S(on)max} \ ^* R_{GND}$) in the input thresholds and the status output values. This shift will vary depending on many devices are ON in the case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2 (see below)

Solution 2: A diode (D_{GND}) in the ground line.

A resistor (R_{GND}=1k Ω) should be inserted in parallel to D_{GND} if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift (j600mV) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

Series resistor in INPUT and STATUS lines are also required to prevent that, during battery voltage transient, the current exceeds the Absolute Maximum Rating.

Safest configuration for unused INPUT and STATUS pin is to leave them unconnected.

LOAD DUMP PROTECTION

 D_{ld} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds V_{CC} max DC rating. The same applies if the device will be subject to transients on the V_{CC} line that are greater than the ones shown in the ISO T/R 7637/1 table.

μC I/Os PROTECTION:

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the μC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of μC and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of μC I/Os.

 $-V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu}C-V_{IH}-V_{GND}) / I_{IHmax}$ Calculation example:

For V_{CCpeak}= - 100V and I_{latchup} \geq 20mA; V_{OHµC} \geq 4.5V $5k\Omega \leq R_{prot} \leq 65k\Omega$.

Recommended R_{prot} value is $10k\Omega$.

OPEN LOAD DETECTION IN OFF STATE

Off state open load detection requires an external pull-up resistor (R_{PU}) connected between OUTPUT pin and a positive supply voltage (V_{PU}) like the +5V line used to supply the microprocessor.

The external resistor has to be selected according to the following requirements:

 no false open load indication when load is connected: in this case we have to avoid V_{OUT} to be higher than V_{Olmin}; this results in the following condition


 $V_{OUT}=(V_{PU}/(R_L+R_{PU}))R_L< V_{Olmin.}$

2) no misdetection when load is disconnected: in this case the V_{OUT} has to be higher than V_{OLmax} ; this results in the following condition R_{PU} <(V_{PU} - V_{OLmax})/ $I_{L(off2)}$.

Because $I_{s(OFF)}$ may significantly increase if V_{out} is pulled high (up to several mA), the pull-up resistor R_{PU} should be connected to a supply that is switched OFF when the module is in standby.

The values of V_{OLmin} , V_{OLmax} and $I_{L(off2)}$ are available in the Electrical Characteristics section.

Figure 9. Open Load detection in off state



PowerSSO-12 Thermal Data

Figure 10. PowerSSO-12 PC Board




Figure 11. $R_{thj\text{-}amb}$ Vs PCB copper area in open box free air condition




Figure 12. PowerSSO-12 Thermal Impedance Junction Ambient Single Pulse





Figure 13. Thermal fitting model of a double channel HSD in PowerSSO-12



Pulse calculation formula

$$\begin{split} Z_{TH\delta} \; = \; R_{TH} \cdot \delta + Z_{THtp} (1 - \delta) \\ \text{where} \quad \delta \; = \; t_p / T \end{split}$$

Table 14. Thermal Parameter


Area/island (cm ²)	Footprint	8
R1/R7 (°C/W)	0.1	
R2/R3/R8 (°C/W)	1.5	
R4 (°C/W)	8	
R5 (°C/W)	28	18
R6 (°C/W)	30	22
C1/C7 (W.s/°C)	0.0001	
C2/C8 (W.s/°C)	0.0007	
C3 (W.s/°C)	0.015	
C4 (W.s/°C)	0.1	
C5 (W.s/°C)	0.15	0.017
C6 (W.s/°C)	3	5

PACKAGE MECHANICAL

Table 15. PowerSSO-12™ Mechanical Data

Symbol	millimeters			
	Min	Тур	Max	
Α	1.250		1.620	
A1	0.000		0.100	
A2	1.100		1.650	
В	0.230		0.410	
С	0.190		0.250	
D	4.800		5.000	
E	3.800		4.000	
е		0.800		
Н	5.800		6.200	
h	0.250		0.500	
L	0.400		1.270	
k	00		80	
X	1.900		2.500	
Υ	3.600		4.200	
ddd			0.100	

Figure 14. PowerSSO-12™ Package Dimensions



VND810PEP-E

REVISION HISTORY

Table 16. Revision History

Date	Revision	Description of Changes
Oct. 2004	1	- First Issue
Nov. 2004	2	- PowerSSO-12 Thermal Charact. insertion
Nov. 2004	3	- PC Board copper area correction
Nov. 2004	4	- Thermal data correction.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

