



# VN920D-B5 VN920DSO

## HIGH SIDE DRIVER


TYPE	R <sub>DS(on)</sub>	I <sub>OUT</sub>	V <sub>CC</sub>
VN920D-B5	18 mΩ	30 A	36 V
VN920DSO			

- CMOS COMPATIBLE INPUT
- ON STATE OPEN LOAD DETECTION
- OFF STATE OPEN LOAD DETECTION
- SHORTED LOAD PROTECTION
- UNDERVOLTAGE AND OVERVOLTAGE SHUTDOWN
- PROTECTION AGAINST LOSS OF GROUND
- VERY LOW STAND-BY CURRENT
- REVERSE BATTERY PROTECTION (\*)

### DESCRIPTION

The VN920D-B5, VN920DSO are monolithic devices made by using STMicroelectronics VIPower M0-3 Technology, intended for driving any kind of load with one side connected to ground. Active V<sub>CC</sub> pin voltage clamp protects the device against low energy spikes (see ISO7637

### BLOCK DIAGRAM



(\*) See application schematic at page 8

Rev. 1

July 2004

1/22




## VN920D-B5 / VN920DSO


### ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value		Unit
		P <sup>2</sup> PAK	SO-16L	
V <sub>CC</sub>	DC Supply Voltage	41		V
- V <sub>CC</sub>	Reverse DC Supply Voltage	- 0.3		V
- I <sub>GND</sub>	DC Reverse Ground Pin Current	- 200		mA
I <sub>OUT</sub>	DC Output Current	Internally Limited		A
- I <sub>OUT</sub>	Reverse DC Output Current	- 25		A
I <sub>IN</sub>	DC Input Current	+/- 10		mA
I <sub>STAT</sub>	DC Status Current	+/- 10		mA
V <sub>ESD</sub>	Electrostatic Discharge (Human Body Model: R=1.5KΩ; C=100pF)			
	- INPUT	4000		V
	- CURRENT SENSE	4000		V
	- OUTPUT	5000		V
	- V <sub>CC</sub>	5000		V
E <sub>MAX</sub>	Maximum Switching Energy (L=0.25mH; R <sub>L</sub> =0Ω; V <sub>bat</sub> =13.5V; T <sub>jstart</sub> =150°C; I <sub>L</sub> =45A)	364	352	mJ
P <sub>tot</sub>	Power Dissipation T <sub>C</sub> =25°C	96.1	8.3	W
T <sub>j</sub>	Junction Operating Temperature	Internally Limited		°C
T <sub>c</sub>	Case Operating Temperature	- 40 to 150		°C
T <sub>stg</sub>	Storage Temperature	- 55 to 150		°C

### CONNECTION DIAGRAM (TOP VIEW)



### CURRENT AND VOLTAGE CONVENTIONS



## THERMAL DATA

Symbol	Parameter	Max	Value		Unit
			P <sup>2</sup> PAK	SO-16L	
R <sub>thj-case</sub>	Thermal Resistance Junction-case	Max	1.3	-	°C/W
R <sub>thj-lead</sub>	Thermal Resistance Junction-lead	Max	-	15	°C/W
R <sub>thj-amb</sub>	Thermal Resistance Junction-ambient	Max	51.3 (*)	65 (**)	°C/W

(\*) When mounted on a standard single-sided FR-4 board with 0.5cm<sup>2</sup> of Cu (at least 35μm thick).

(\*\*) When mounted on FR4 printed circuit board with 0.5cm<sup>2</sup> of Cu (at least 35μm thick) connected to all V<sub>CC</sub> pins.

ELECTRICAL CHARACTERISTICS (8V < V<sub>CC</sub> < 36V; -40°C < T<sub>j</sub> < 150°C unless otherwise specified)

## POWER

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V <sub>CC</sub>	Operating Supply Voltage		5.5	13	36	V
V <sub>USD</sub>	Undervoltage Shut-down		3	4	5.5	V
V <sub>USDhyst</sub>	Undervoltage Shut-down hysteresis			0.5		V
V <sub>OV</sub>	Overvoltage Shut-down		36			V
R <sub>ON</sub>	On State Resistance	I <sub>OUT</sub> =10A; T <sub>j</sub> =25°C			18	mΩ
		I <sub>OUT</sub> =10A			36	mΩ
		I <sub>OUT</sub> =3A; V <sub>CC</sub> =6V			50	mΩ
I <sub>S</sub>	Supply Current	Off State; V <sub>CC</sub> =13V; V <sub>IN</sub> =V <sub>OUT</sub> =0V		10	25	μA
		Off State; V <sub>CC</sub> =13V; V <sub>IN</sub> =V <sub>OUT</sub> =0V; T <sub>j</sub> =25°C		10	20	μA
		On State; V <sub>CC</sub> =13V; V <sub>IN</sub> =5V; I <sub>OUT</sub> =0A			5	mA
I <sub>L(off1)</sub>	Off State Output Current	V <sub>IN</sub> =V <sub>OUT</sub> =0V	0		50	μA
I <sub>L(off2)</sub>	Off State Output Current	V <sub>IN</sub> =0V; V <sub>OUT</sub> =3.5V	-75		0	μA
I <sub>L(off3)</sub>	Off State Output Current	V <sub>IN</sub> =V <sub>OUT</sub> =0V; V <sub>CC</sub> =13V; T <sub>j</sub> =125°C			5	μA
I <sub>L(off4)</sub>	Off State Output Current	V <sub>IN</sub> =V <sub>OUT</sub> =0V; V <sub>CC</sub> =13V; T <sub>j</sub> =25°C			3	μA

SWITCHING (V<sub>CC</sub>=13V)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
t <sub>d(on)</sub>	Turn-on Delay Time	R <sub>L</sub> =1.3Ω		50		μs
t <sub>d(off)</sub>	Turn-off Delay Time	R <sub>L</sub> =1.3Ω		50		μs
dV <sub>OUT</sub> /dt <sub>(on)</sub>	Turn-on Voltage Slope	R <sub>L</sub> =1.3Ω		See relative diagram		V/μs
dV <sub>OUT</sub> /dt <sub>(off)</sub>	Turn-off Voltage Slope	R <sub>L</sub> =1.3Ω		See relative diagram		V/μs

## INPUT PIN

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V <sub>IL</sub>	Input Low Level				1.25	V
I <sub>IL</sub>	Low Level Input Current	V <sub>IN</sub> =1.25V	1			μA
V <sub>IH</sub>	Input High Level		3.25			V
I <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> =3.25V			10	μA
V <sub>I(hyst)</sub>	Input Hysteresis Voltage		0.5			V
V <sub>ICL</sub>	Input Clamp Voltage	I <sub>IN</sub> =1mA	6	6.8	8	V
		I <sub>IN</sub> =-1mA		-0.7		V

## VN920D-B5 / VN920DSO

### ELECTRICAL CHARACTERISTICS (continued)

#### VCC - OUTPUT DIODE

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$V_F$	Forward on Voltage	$-I_{OUT}=5.5A$ ; $T_J=150^\circ C$			0.7	V

#### STATUS PIN

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$V_{STAT}$	Status Low Output Voltage	$I_{STAT}=1.6mA$			0.5	V
$I_{LSTAT}$	Status Leakage Current	Normal Operation $V_{STAT}=5V$			10	$\mu A$
$C_{STAT}$	Status Pin Input Capacitance	Normal Operation $V_{STAT}=5V$			100	pF
$V_{SCL}$	Status Clamp Voltage	$I_{STAT}=1mA$ $I_{STAT}=-1mA$	6	6.8 -0.7	8	V


#### PROTECTIONS

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$T_{TSD}$	Shut-down Temperature		150	175	200	$^\circ C$
$T_R$	Reset Temperature		135			$^\circ C$
$T_{hyst}$	Thermal Hysteresis		7	15		$^\circ C$
$t_{SDL}$	Status delay in overload condition	$T_J > T_{TSD}$			20	$\mu s$
$I_{lim}$	Current limitation	$5.5V < V_{CC} < 36V$	30	45	75 75	A A
$V_{demag}$	Turn-off Output Clamp Voltage	$I_{OUT}=2A$ ; $V_{IN}=0V$ ; $L=6mH$	$V_{CC}-41$	$V_{CC}-48$	$V_{CC}-55$	V


#### OPENLOAD DETECTION

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$I_{OL}$	Openload ON State Detection Threshold	$V_{IN}=5V$	300	500	700	mA
$t_{DOL(on)}$	Openload ON State Detection Delay	$I_{OUT}=0A$			250	$\mu s$
$V_{OL}$	Openload OFF State Voltage Detection Threshold	$V_{IN}=0V$	1.5	2.5	3.5	V
$t_{DOL(off)}$	Openload Detection Delay at Turn Off				1000	$\mu s$


OPEN LOAD STATUS TIMING (with external pull-up)



OVERTEMP STATUS TIMING



Switching time Waveforms



TRUTH TABLE

CONDITIONS	INPUT	OUTPUT	STATUS
Normal Operation	L	L	H
	H	H	H
Current Limitation	L	L	H
	H	X	$(T_j < T_{TSD})$ H $(T_j > T_{TSD})$ L
Overtemperature	L	L	H
	H	L	L
Undervoltage	L	L	X
	H	L	X
Overvoltage	L	L	H
	H	L	H
Output Voltage $> V_{OL}$	L	H	L
	H	H	H
Output Current $< I_{OL}$	L	L	H
	H	H	L

## VN920D-B5 / VN920DSO


### ELECTRICAL TRANSIENT REQUIREMENTS ON V<sub>CC</sub> PIN

ISO T/R 7637/1 Test Pulse	TEST LEVELS				Delays and Impedance
	I	II	III	IV	
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω
2	+25 V	+50 V	+75 V	+100 V	0.2 ms 10 Ω
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs 50 Ω
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs 50 Ω
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω


ISO T/R 7637/1 Test Pulse	TEST LEVELS RESULTS			
	I	II	III	IV
1	C	C	C	C
2	C	C	C	C
3a	C	C	C	C
3b	C	C	C	C
4	C	C	C	C
5	C	E	E	E

CLASS	CONTENTS
<b>C</b>	All functions of the device are performed as designed after exposure to disturbance.
<b>E</b>	One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

Figure 1: Waveforms



APPLICATION SCHEMATIC



GND PROTECTION NETWORK AGAINST REVERSE BATTERY

**Solution 1:** Resistor in the ground line ( $R_{GND}$  only). This can be used with any type of load.

The following is an indication on how to dimension the  $R_{GND}$  resistor.

- 1)  $R_{GND} \leq 600mV / (I_{S(on)max})$ .
- 2)  $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where  $-I_{GND}$  is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in  $R_{GND}$  (when  $V_{CC} < 0$ : during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where  $I_{S(on)max}$  becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the  $R_{GND}$  will produce a shift ( $I_{S(on)max} * R_{GND}$ ) in the input thresholds and the status output values. This shift will vary depending on many devices are ON in the case of several high side drivers sharing the same  $R_{GND}$ .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2 (see below).

**Solution 2:** A diode ( $D_{GND}$ ) in the ground line.

A resistor ( $R_{GND} = 1k\Omega$ ) should be inserted in parallel to  $D_{GND}$  if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift ( $\approx 600mV$ ) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

Series resistor in INPUT and STATUS lines are also required to prevent that, during battery voltage transient, the current exceeds the Absolute Maximum Rating.

Safest configuration for unused INPUT and STATUS pin is to leave them unconnected.

LOAD DUMP PROTECTION

$D_{Id}$  is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds  $V_{CC}$  max DC rating. The same applies if the device will be subject to transients on the  $V_{CC}$  line that are greater than the ones shown in the ISO T/R 7637/1 table.

µC I/Os PROTECTION:

If a ground protection network is used and negative transient are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the µC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of µC and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of µC I/Os.

$$-V_{CCpeak} / I_{latchup} \leq R_{prot} \leq (V_{OHµC} - V_{IH} - V_{GND}) / I_{IHmax}$$


Calculation example:

For  $V_{CCpeak} = -100V$  and  $I_{latchup} \geq 20mA$ ;  $V_{OHµC} \geq 4.5V$   
 $5k\Omega \leq R_{prot} \leq 65k\Omega$ .


Recommended  $R_{prot}$  value is 10kΩ.




Off State Output Current




High Level Input Current




Input Clamp Voltage




Input High Level



Input Low Level




Input Hysteresis Voltage




# VN920D-B5 / VN920DSO


## Overvoltage Shutdown




## I<sub>LIM</sub> Vs. T<sub>case</sub>




## Turn-on Voltage Slope




## Turn-off Voltage Slope




## On State Resistance Vs. T<sub>case</sub>




## On State Resistance Vs. V<sub>CC</sub>




Status Leakage Current




Status Clamp Voltage



Status Low Output Voltage



P<sup>2</sup>PAK Maximum turn off current versus load inductance




- A = Single Pulse at  $T_{jstart}=150^{\circ}C$
- B= Repetitive pulse at  $T_{jstart}=100^{\circ}C$
- C= Repetitive Pulse at  $T_{jstart}=125^{\circ}C$

Conditions:


$V_{CC}=13.5V$

Values are generated with  $R_L=0\Omega$

In case of repetitive pulses,  $T_{jstart}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.



SO-16L Maximum turn off current versus load inductance




- A = Single Pulse at  $T_{Jstart}=150^{\circ}C$
- B= Repetitive pulse at  $T_{Jstart}=100^{\circ}C$
- C= Repetitive Pulse at  $T_{Jstart}=125^{\circ}C$

Conditions:

$V_{CC}=13.5V$

Values are generated with  $R_L=0\Omega$


In case of repetitive pulses,  $T_{jstart}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.




**P<sup>2</sup>PAK THERMAL DATA**

**P<sup>2</sup>PAK PC Board**

P2pak




P2pak      8cm<sup>2</sup>





Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB FR4 area= 60mm x 60mm, PCB thickness=2mm, Cu thickness=35 $\mu$ m, Copper areas: 0.97cm<sup>2</sup>, 8cm<sup>2</sup>).

**$R_{thj-amb}$  Vs. PCB copper area in open box free air condition**




**SO-16L THERMAL DATA**

**SO-16L PC Board**





Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB FR4 area= 41mm x 48mm, PCB thickness=2mm, Cu thickness=35 $\mu$ m, Copper areas: 0.5cm<sup>2</sup>, 6cm<sup>2</sup>).


**$R_{thj-amb}$  Vs. PCB copper area in open box free air condition**



SO-16L Thermal Impedance Junction Ambient Single Pulse



Thermal fitting model of a single channel HSD in SO-16L



Pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$


where  $\delta = t_p/T$

Thermal Parameter


Area/island (cm <sup>2</sup> )	Footprint	6
R1 (°C/W)	0.02	
R2 (°C/W)	0.1	
R3 (°C/W)	2.2	
R4 (°C/W)	12	
R5 (°C/W)	15	
R6 (°C/W)	35	20
C1 (W.s/°C)	0.0015	
C2 (W.s/°C)	7.00E-03	
C3 (W.s/°C)	1.50E-02	
C4 (W.s/°C)	0.14	
C5 (W.s/°C)	1	
C6 (W.s/°C)	5	8



**P<sup>2</sup>PAK Thermal Impedance Junction Ambient Single Pulse**



**Thermal fitting model of a single channel HSD in P<sup>2</sup>PAK**



**Pulse calculation formula**

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THt_p}(1 - \delta)$$


where  $\delta = t_p / T$

**Thermal Parameter**

Area/island (cm <sup>2</sup> )	Footprint	6
R1 (°C/W)	0.02	
R2 (°C/W)	0.1	
R3 (°C/W)	0.22	
R4 (°C/W)	4	
R5 (°C/W)	9	
R6 (°C/W)	37	22
C1 (W.s/°C)	0.0015	
C2 (W.s/°C)	0.007	
C3 (W.s/°C)	0.015	
C4 (W.s/°C)	0.4	
C5 (W.s/°C)	2	
C6 (W.s/°C)	3	5


**P<sup>2</sup>PAK MECHANICAL DATA**

DIM.	mm.		
	MIN.	TYP	MAX.
A	4.30		4.80
A1	2.40		2.80
A2	0.03		0.23
b	0.80		1.05
c	0.45		0.60
c2	1.17		1.37
D	8.95		9.35
D2		8.00	
E	10.00		10.40
E1		8.50	
e	3.20		3.60
e1	6.60		7.00
L	13.70		14.50
L2	1.25		1.40
L3	0.90		1.70
L5	1.55		2.40
R		0.40	
V2	0°		8°
Package Weight	1.40 Gr (typ)		




**SO-16L MECHANICAL DATA**

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
A			2.65			0.104
a1	0.1		0.2	0.004		0.008
a2			2.45			0.096
b	0.35		0.49	0.014		0.019
b1	0.23		0.32	0.009		0.012
C		0.5			0.020	
c1	45° (typ.)					
D	10.1		10.5	0.397		0.413
E	10.0		10.65	0.393		0.419
e		1.27			0.050	
e3		8.89			0.350	
F	7.4		7.6	0.291		0.300
L	0.5		1.27	0.020		0.050
M			0.75			0.029
S	8° (max.)					




# VN920D-B5 / VN920DSO


## P<sup>2</sup>PAK SUGGESTED PAD LAYOUT



## P<sup>2</sup>PAK TUBE SHIPMENT (no suffix)



## TAPE AND REEL SHIPMENT (suffix "13TR")






## TAPE DIMENSIONS


According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb. 1986

<b>Tape width</b>	<b>W</b>	24
<b>Tape Hole Spacing</b>	<b>P0 (± 0.1)</b>	4
<b>Component Spacing</b>	<b>P</b>	16
<b>Hole Diameter</b>	<b>D (± 0.1/-0)</b>	1.5
<b>Hole Diameter</b>	<b>D1 (min)</b>	1.5
<b>Hole Position</b>	<b>F (± 0.05)</b>	11.5
<b>Compartment Depth</b>	<b>K (max)</b>	6.5
<b>Hole Spacing</b>	<b>P1 (± 0.1)</b>	2

All dimensions are in mm.




**SO-16L TUBE SHIPMENT (no suffix)**



<b>Base Q.ty</b>	50
<b>Bulk Q.ty</b>	1000
<b>Tube length (<math>\pm 0.5</math>)</b>	532
<b>A</b>	3.5
<b>B</b>	13.8
<b>C (<math>\pm 0.1</math>)</b>	0.6

All dimensions are in mm.

**TAPE AND REEL SHIPMENT (suffix "13TR")**




<b>Base Q.ty</b>	1000
<b>Bulk Q.ty</b>	1000
<b>A (max)</b>	330
<b>B (min)</b>	1.5
<b>C (<math>\pm 0.2</math>)</b>	13
<b>F</b>	20.2
<b>G (+ 2 / -0)</b>	16.4
<b>N (min)</b>	60
<b>T (max)</b>	22.4


**TAPE DIMENSIONS**

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb. 1986

<b>Tape width</b>	<b>W</b>	16
<b>Tape Hole Spacing</b>	<b>P0 (<math>\pm 0.1</math>)</b>	4
<b>Component Spacing</b>	<b>P</b>	12
<b>Hole Diameter</b>	<b>D (<math>\pm 0.1/-0</math>)</b>	1.5
<b>Hole Diameter</b>	<b>D1 (min)</b>	1.5
<b>Hole Position</b>	<b>F (<math>\pm 0.05</math>)</b>	7.5
<b>Compartment Depth</b>	<b>K (max)</b>	6.5
<b>Hole Spacing</b>	<b>P1 (<math>\pm 0.1</math>)</b>	2



All dimensions are in mm.



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in ITALY- All Rights Reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia -  
Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>