

Supertex inc.**VN0635
VN0640****N-Channel Enhancement-Mode
Vertical DMOS FETs****Ordering Information**

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
			TO-92	Die†
350V	10Ω	0.75A	VN0635N3	VN0635ND
400V	10Ω	0.75A	VN0640N3	VN0640ND

† MIL visual screening available

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{iss} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices


Applications

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Note: See Package Outline section for dimensions.

Thermal Characteristics

Package	I _D (continuous)*	I _D (pulsed)	Power Dissipation @ T _C = 25°C	θ _{jc} °C/W	θ _{ja} °C/W	I _{DR} *	I _{DRM}
TO-92	0.25A	1.5A	1W	125	170	0.25A	1.5A

* I_D (continuous) is limited by max rated T_j.



Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	400			V	V _{GS} = 0V, I _D = 2mA
		350				
V _{GS(th)}	Gate Threshold Voltage	1.0		4.0	V	V _{GS} = V _{DS} , I _D = 2mA
ΔV _{GS(th)}	Change in V _{GS(th)} with Temperature			-4.0	mV/°C	V _{GS} = V _{DS} , I _D = 2mA
I _{GSS}	Gate Body Leakage			100	nA	V _{GS} = ±20V, V _{DS} = 0V
I _{DSS}	Zero Gate Voltage Drain Current			10	μA	V _{GS} = 0V, V _{DS} = Max Rating
				1	mA	V _{GS} = 0V, V _{DS} = 0.8 Max Rating T _A = 125°C
I _{D(ON)}	ON-State Drain Current		0.6		A	V _{GS} = 5V, V _{DS} = 25V
		0.75				V _{GS} = 10V, V _{DS} = 25V
R _{DS(ON)}	Static Drain-to-Source ON-State Resistance		8.0		Ω	V _{GS} = 5V, I _D = 100mA
			8.0	10		V _{GS} = 10V, I _D = 500mA
ΔR _{DS(ON)}	Change in R _{DS(ON)} with Temperature			0.75	%/°C	V _{GS} = 10V, I _D = 500mA
G _{FS}	Forward Transconductance	100	160		mΩ	V _{DS} = 25V, I _D = 500mA
C _{ISS}	Input Capacitance		105	130	pF	V _{GS} = 0V, V _{DS} = 25V f = 1 MHz
C _{OSS}	Common Source Output Capacitance		25	75		
C _{RSS}	Reverse Transfer Capacitance		10	20		
t _{d(ON)}	Turn-ON Delay Time			10		
t _r	Rise Time			10	ns	V _{DD} = 25V, I _D = 0.5A, R _{GEN} = 25Ω
t _{d(OFF)}	Turn-OFF Delay Time			20		
t _f	Fall Time			10		
V _{SD}	Diode Forward Voltage Drop			1.8	V	V _{GS} = 0V, I _{SD} = 0.5A
t _{rr}	Reverse Recovery Time		300		ns	V _{GS} = 0V, I _{SD} = 0.5A







Notes:

- All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)
- All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



Typical Performance Curves



Typical Performance Curves

