



4M x 32 SDRAM / 2M x 8 SDRAM

EXTERNAL MEMORY SOLUTION FOR AGERE'S TAPC640 ATM PORT CONTROLLER

FEATURES

- Clock speeds:
 - SDRAM: 100 MHz
- 100% tested to timing requirements of TAPC640's memory interface
- Packaging:
 - 153 pin BGA, 14mm x 22mm
- 3.3V Operating supply voltage
- Direct control interface to both the BRAM and PRAM ports on the TAPC640
- 62% space savings vs. monolithic solution
- Reduced system inductance and capacitance

DESCRIPTION

The WED9LAPC2B16P8BC is a 3.3V, 4M x 32 Synchronous DRAM and a 2M x 8 Synchronous DRAM array packaged in a 14mm x 22mm 153 lead BGA.

The WED9LAPC2B16P8BC provides the memory required for the BRAM (Buffer Memory) and PRAM (Pointer Memory) memory ports for Agere's TAPC640 ATM port controller. When used in conjunction with the WED9LAPC2C16V4BC, which provides memory for the CRAM (Control Memory) and VCRAM (Virtual Control Memory) memory ports, the entire memory requirement of the LUCTAPC640 can be met using these 2 BGA devices.

The WED9LAPC2B16P8BC is 100% tested to the timing requirements of the TAPC640's memory interface timing for both Commercial and Industrial temperature ranges.

FIGURE 1 – PIN CONFIGURATION

Pinout BRAM and PRAM MCM — Top View

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | |
|---|---------|---------|---------|-----|-------|-------|------|---------|---------|
| A | VCC | BDATA_A | BDATA_A | VSS | GCLK | VSS | BWEN | BCASN | BRASN |
| B | BDATA_A | BDATA_A | BDATA_A | VSS | VSS | NC | VCC | VCC | BDQM |
| C | BDATA_A | BDATA_A | BDATA_A | VCC | NC | NC | VSS | BADDR9 | BADDR11 |
| D | VSS | BDATA_A | BDATA_A | VCC | VCC | VSS | VSS | BADDR7 | BADDR8 |
| E | BDATA_A | BDATA_A | BDATA_A | VCC | VCC | VSS | VSS | BADDR5 | BADDR6 |
| F | BDATA_A | BDATA_A | BDATA_A | VSS | VCC | VSS | VSS | BADDR3 | BADDR4 |
| G | VCC | BDATA_B | BDATA_B | VSS | VCC | VSS | VCC | VCC | VCC |
| H | BDATA_B | BDATA_B | BDATA_B | VSS | VCC | NC | VSS | BADDR1 | BADDR2 |
| J | BDATA_B | BDATA_B | BDATA_B | VCC | NC | NC | VSS | BADDR10 | BADDR0 |
| K | VSS | BDATA_B | BDATA_B | VCC | NC | NC | VSS | BADDR12 | BADDR13 |
| L | BDATA_B | BDATA_B | BDATA_B | VCC | NC | NC | VCC | VCC | VCC |
| M | BDATA_B | BDATA_B | BDATA_B | VSS | NC | NC | VSS | PADDR8 | PADDR9 |
| N | VCC | VCC | VSS | VSS | NC | NC | VSS | PADDR6 | PADDR7 |
| P | PDATA | PDATA | VSS | VSS | NC | NC | VSS | PADDR4 | PADDR5 |
| R | PDATA | VCC | VSS | VSS | NC | NC | VSS | PADDR2 | PADDR3 |
| T | PDATA | VCC | PDATA | VCC | VCC | VCC | PDQM | PADDR0 | PADDR1 |
| U | PDATA | PDATA | PDATA | VCC | PCASN | PRASN | PWEN | PBS | PADDR10 |







FIGURE 1 – PIN CONFIGURATION (continued)
Pin Description

| Symbol | Pin Name | Description |
|------------------|----------------------------|--|
| BADDR | BRAM Address | Address Pins For The SDRAM Memory That Serves As The Buffer Memory (BRAM) |
| BDATA | BRAM Data | Data I/o Pins For The SDRAM Buffer Memory (BRAM) |
| BADDR12, BADDR13 | BRAM Bank Select | Bank Address Pin For The SDRAM Buffer Memory (BRAM) |
| BDQM | BRAM DQM | DQM (Data Mask) Pin For The SDRAM Buffer Memory (BRAM) |
| BRAS | BRAM Row Address Strobe | RAS Pin For The SDRAM Buffer Memory (BRAM) |
| BCAS | BRAM Column Address Strobe | CAS Pin For The SDRAM Buffer Memory (BRAM) |
| BWE | BRAM Write Enable | Write Enable Pin For The SDRAM Buffer Memory (BRAM) |
| PADDR | PRAM Address | Address Pins For The SDRAM Memory That Serves As The Pointer Memory (PRAM) |
| PDATA | PRAM Data | Data I/o Pins For The SDRAM Pointer Memory (PRAM) |
| PBS | PRAM Bank Select | Bank Address Pin For The SDRAM Pointer Memory (PRAM) |
| PDQM | PRAM DQM | DQM (Data Mask) Pin For The SDRAM Pointer Memory (PRAM) |
| PRAS | PRAM Row Address Strobe | RAS Pin For The SDRAM Pointer Memory (PRAM) |
| PCASN | PRAM Column Address Strobe | CAS Pin For The SDRAM Pointer Memory (PRAM) |
| PWE | PRAM Write Enable | Write Enable Pin For The SDRAM Pointer Memory (PRAM) |
| GCLK | Global Clock | Common Clock Pin For Both The BRAM And PRAM Memory Arrays |
| V _{cc} | Power Supply | Power Supply Pins |
| V _{ss} | Ground | Ground Pins |

FIGURE 2 – BLOCK DIAGRAM 4M X 32 SDRAM / 2M X 8 SDRAM





ABSOLUTE MAXIMUM RATINGS

| | |
|--------------------------------|--------------------------------|
| Voltage on Vcc Relative to Vss | -0.5V to +4.6V |
| V _{IN} (DQx) | -0.5V to V _{CC} +0.5V |
| Storage Temperature (BGA) | -55°C to +125°C |
| Junction Temperature | +125°C |
| Short Circuit Output Current | 50 mA |

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in operational sections of this specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

0°C ≤ T_A ≤ 70°C; V_{CC} = 3.3V ± 5% unless otherwise noted

| Parameter | Symbol | Min | Max | Units |
|---|-----------------|-------|----------------------|-------|
| Supply Voltage (1) | V _{CC} | 3.135 | 3.465 | V |
| Input High Voltage (1,2) | V _{IH} | 2.0 | V _{CC} +0.3 | V |
| Input Low Voltage (1,2) | V _{IL} | -0.3 | 0.8 | V |
| Input Leakage Current 0 ≤ V _{IN} ≤ V _{CC} | I _{LI} | -10 | 10 | µA |
| Output Leakage (Output Disabled) 0 ≤ V _{IN} ≤ V _{CC} | I _{LO} | -10 | 10 | µA |
| Output High (I _{OH} = -2mA) (1) | V _{OH} | 2.4 | — | V |
| Output Low (I _{OL} = 2mA) (1) | V _{OL} | — | 0.4 | V |

NOTES:

- All voltages referenced to V_{SS} (GND).
- Overshoot: V_{IH} ≤ +6.0V for t ≤ t_{KC/2}
Undershoot: V_{IL} ≥ -2.0V for t ≤ t_{KC/2}

DC ELECTRICAL CHARACTERISTICS


| Description | Conditions | Symbol | Typ | Max | Units |
|-------------------|-----------------------------|------------------|-----|-----|-------|
| Operating Current | BRAM and PRAM active | I _{CC1} | 170 | 210 | mA |
| Operating Current | BRAM active/PRAM inactive | I _{CC2} | 140 | 160 | mA |
| Operating Current | BRAM inactive/PRAM active | I _{CC3} | 90 | 110 | mA |
| Operating Current | BRAM inactive/PRAM inactive | I _{CC4} | 40 | 60 | mA |

BGA CAPACITANCE

| Description | Conditions | Symbol | Typ | Max | Units |
|--|---------------------------------|-----------------|-----|-----|-------|
| Address Input Capacitance ¹ | T _A = 25°C; f = 1MHz | C _I | 5 | 8 | pF |
| Input/Output Capacitance (DQ) ¹ | T _A = 25°C; f = 1MHz | C _O | 8 | 10 | pF |
| Control Input Capacitance ¹ | T _A = 25°C; f = 1MHz | C _A | 5 | 8 | pF |
| Clock Input Capacitance ¹ | T _A = 25°C; f = 1MHz | C _{CK} | 4 | 6 | pF |

NOTE:

- This parameter is sampled.



SDRAM AC CHARACTERISTICS

| Parameter | | Symbol | Min | Max | Units |
|--|--------|------------------|-----|--------|-------|
| Clock Cycle Time (1) | CL = 3 | t _{CC} | 8 | 1000 | ns |
| | CL = 2 | t _{CC} | 10 | 1000 | ns |
| Clock To Valid Output Delay (1,2) | | t _{SAC} | | 6 | ns |
| Output Data Hold Time (2) | | t _{OH} | 2.5 | | ns |
| Clock High Pulse Width (3) | | t _{CH} | 3 | | ns |
| Clock Low Pulse Width (3) | | t _{CL} | 3 | | ns |
| Input Setup Time (3) | | t _{SS} | 2 | | ns |
| Input Hold Time (3) | | t _{SH} | 1 | | ns |
| Clk To Output Low-Z (2) | | t _{SLZ} | 1 | | ns |
| Clk To Output High-Z | | t _{SHZ} | | 6 | ns |
| Row Active To Row Active Delay (4) | | t _{RRD} | 16 | | ns |
| RAS# To CAS# Delay (4) | | t _{RCD} | 20 | | ns |
| Row Precharge Time (4) | | t _{RP} | 20 | | ns |
| Row Active Time (4) | | t _{RAS} | 48 | 10,000 | ns |
| Row Cycle Time – Operation (4) | | t _{RC} | 70 | | ns |
| Row Cycle Time – Auto Refresh (4,8) | | t _{RFC} | 70 | | ns |
| Last Data In To New Column Address Delay (5) | | t _{CDL} | 1 | | CLK |
| Last Data In To Row Precharge (5) | | t _{RDL} | 2 | | CLK |
| Last Data In To Burst Stop (5) | | t _{BDL} | 1 | | CLK |
| Column Address To Column Address Delay (6) | | t _{CCD} | 1 | | CLK |
| Number Of Valid Output Data (7) | | | | 2 | EA |
| | | | | 1 | EA |

NOTES:

- Parameters depend on programmed CAS latency.
- If clock rise time is longer than 1ns (t_{RISE}/2 -0.5)ns should be added to the parameter.
- Assumed input rise and fall time = 1ns. If trise of t_{FALL} are longer than 1ns. [(t_{RISE} + t_{FALL})/2] - 1ns should be added to the parameter.
- The minimum number of clock cycles required is determined by dividing the minimum time required by the clock cycle time and then rounding up to the next higher integer.
- Minimum delay is required to complete write.
- All devices allow every cycle column address changes.
- In case of row precharge interrupt, auto precharge and read burst stop.
- A new command may be given t_{RFC} after self-refresh exit.

CLOCK FREQUENCY AND LATENCY PARAMETERS

(Unit = number of clock)

| Cycle Time | CAS Latency | t _{RC} | t _{RAS} | t _{RP} | t _{RRD} | t _{RCD} | t _{CCD} | t _{CDL} | t _{RDL} |
|------------|-------------|-----------------|------------------|-----------------|------------------|------------------|------------------|------------------|------------------|
| | | 70ns | 48ns | 20ns | 16ns | 20ns | 10ns | 10ns | 10ns |
| 8.0ns | 3 | 9 | 6 | 3 | 2 | 3 | 1 | 1 | 2 |
| 10.0ns | 2 | 7 | 5 | 2 | 2 | 2 | 1 | 1 | 2 |

REFRESH CYCLE PARAMETERS

| Parameter | Symbol | Min | Max | Units |
|-------------------------------|------------------|-----|-----|-------|
| Refresh Period ^{1,2} | t _{REF} | — | 64 | ms |

NOTES:

- 1024 cycles
- Any time that the Refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to "wake-up" the device.



SDRAM COMMAND TRUTH TABLE

| FUNCTION | BRAS or PRAS | BCAS or PCAS | BWE or PWE | BDQM or PDQM | BADDR12, BADDR13 or PBS | BADDR or PADDR | NOTES | |
|---------------------------|---------------------|--------------|------------|--------------|-------------------------|----------------|-------|---|
| Mode Register Set | L | L | L | X | OP CODE | | | |
| Auto Refresh (CBR) | L | L | H | X | X | X | | |
| Precharge | Single Bank | L | H | L | X | BA | L | 2 |
| | Precharge all Banks | L | H | L | X | X | H | |
| Bank Activate | L | H | H | X | BA | Row Address | 2 | |
| Write | H | L | L | X | BA | L | 2 | |
| Write with Auto Precharge | H | L | L | X | BA | H | 2 | |
| Read | H | L | L | X | BA | L | 2 | |
| Read with Auto Precharge | H | L | H | X | BA | H | 2 | |
| Burst Termination | H | H | L | X | X | X | 3 | |
| No Operation | H | H | H | X | X | X | | |
| Data Write/Output Disable | X | X | X | L | X | X | 4 | |
| Data Mask/Output Disable | X | X | X | H | X | X | 4 | |

- NOTES:**
1. All of the SDRAM operations are defined by states of BWE or PWE, BRAS or PRAS, BCAS or PCAS, and BDQM or PDQM at the positive rising edge of the clock.
 2. Bank Select (BADDR12, BADDR13, or PBS), if BADDR12, BADDR13, or PBS = 0 then bank A is selected, if BADDR12, BADDR13, or PBS = 1 then bank B is selected.
 3. During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the CAS latency.
 4. The BDQM or PDQM has two functions for the data DQ Read and Write operations. During a Read cycle, when BDQM or PDQM goes high at a clock timing the data outputs are disabled and become high impedance after a two clock delay. BDQM or PDQM also provides a data mask function for Write cycles. When it activates, the Write operation at the clock is prohibited (zero clock latency).



SDRAM CURRENT STATE TRUTH TABLE

| Current State | Command | | | | | Description | Action | Notes |
|--------------------------|--------------|--------------|------------|-------------------------|----------------|----------------------|--|-------|
| | BRAS or PRAS | BCAS or PCAS | BWE or PWE | BADDR12, BADDR13 or PBS | BADDR or PADDR | | | |
| Idle | L | L | L | OP Code | | Mode Register Set | Set the Mode Register | 1 |
| | L | L | H | X | X | Auto or Self Refresh | Start Auto | 1 |
| | L | H | L | X | X | Precharge | No Operation | |
| | L | H | H | BA | Row Address | Bank Activate | Activate the specified bank and row | |
| | H | L | L | BA | Column | Write w/o Precharge | ILLEGAL | 2 |
| | H | L | H | BA | Column | Read w/o Precharge | ILLEGAL | 1 |
| | H | H | L | X | X | Burst Termination | No Operation | 1 |
| Row Active | H | H | H | X | X | No Operation | No Operation | |
| | L | L | L | OP Code | | Mode Register Set | ILLEGAL | |
| | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | H | L | X | X | Precharge | Precharge | 3 |
| | L | H | H | BA | Row Address | Bank Activate | ILLEGAL | 1 |
| | H | L | L | BA | Column | Write | Start Write; Determine if Auto Precharge | 4,5 |
| | H | L | H | BA | Column | Read | Start Read; Determine if Auto Precharge | 4,5 |
| Read | H | H | L | X | X | Burst Termination | No Operation | |
| | H | H | H | X | X | No Operation | No Operation | |
| | L | L | L | OP Code | | Mode Register Set | ILLEGAL | |
| | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | H | L | X | X | Precharge | Terminate Burst; Start the Precharge | |
| | L | H | H | BA | Row Address | Bank Activate | ILLEGAL | 2 |
| | H | L | L | BA | Column | Write | Terminate Burst; Start the Write cycle | 5,6 |
| Write | H | L | H | BA | Column | Read | Terminate Burst; Start a new Read cycle | 5,6 |
| | H | H | L | X | X | Burst Termination | Terminate the Burst | |
| | H | H | H | X | X | No Operation | Continue the Burst | |
| | L | L | L | OP Code | | Mode Register Set | ILLEGAL | |
| | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | H | L | X | X | Precharge | Terminate Burst; Start the Precharge | |
| | L | H | H | BA | Row Address | Bank Activate | ILLEGAL | 2 |
| Read with Auto Precharge | H | L | L | BA | Column | Write | Terminate Burst; Start a new Write cycle | 5,6 |
| | H | L | H | BA | Column | Read | Terminate Burst; Start the Read cycle | 5,6 |
| | H | H | L | X | X | Burst Termination | Terminate the Burst | |
| | H | H | H | X | X | No Operation | Continue the Burst | |
| | L | L | L | OP Code | | Mode Register Set | ILLEGAL | |
| | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | H | L | X | X | Precharge | ILLEGAL | 2 |
| Read with Auto Precharge | L | H | H | BA | Row Address | Bank Activate | ILLEGAL | 2 |
| | H | L | L | BA | Column | Write | ILLEGAL | |
| | H | L | H | BA | Column | Read | ILLEGAL | |
| | H | H | L | X | X | Burst Termination | ILLEGAL | |
| | H | H | H | X | X | No Operation | Continue the Burst | |



SDRAM CURRENT STATE TRUTH TABLE (continued)

| Current State | Command | | | | | Description | Action | Notes |
|--------------------------------------|--------------|--------------|------------|-------------------------|----------------|----------------------|--|-------|
| | BRAS or PRAS | BCAS or PCAS | BWE or PWE | BADDR12, BADDR13 or PBS | BADDR or PADDR | | | |
| Write with Auto Precharge | L | L | L | OP Code | | Mode Register Set | ILLEGAL | |
| | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | H | L | X | X | Precharge | ILLEGAL | 2 |
| | L | H | H | BA | Row Address | Bank Activate | ILLEGAL | 2 |
| | H | L | L | BA | Column | Write | ILLEGAL | |
| | H | L | H | BA | Column | Read | ILLEGAL | |
| | H | H | L | X | X | Burst Termination | ILLEGAL | |
| Precharging | H | H | H | X | X | No Operation | Continue the Burst | |
| | L | L | L | OP Code | | Mode Register Set | ILLEGAL | |
| | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | H | L | X | X | Precharge | No Operation; Bank(s) idle after t _{RP} | |
| | L | H | H | BA | Row Address | Bank Activate | ILLEGAL | 2 |
| | H | L | L | BA | Column | Write w/o Precharge | ILLEGAL | 2 |
| | H | L | H | BA | Column | Read w/o Precharge | ILLEGAL | 20 |
| Row Activating | H | H | L | X | X | Burst Termination | No Operation; Bank(s) idle after t _{RP} | |
| | H | H | H | X | X | No Operation | No Operation; Bank(s) idle after t _{RP} | |
| | L | L | L | OP Code | | Mode Register Set | ILLEGAL | |
| | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | H | L | X | X | Precharge | ILLEGAL | 2 |
| | L | H | H | BA | Row Address | Bank Activate | ILLEGAL | 2 |
| | H | L | L | BA | Column | Write | ILLEGAL | 2 |
| Write Recovering | H | L | H | BA | Column | Read | ILLEGAL | 2 |
| | H | H | L | X | X | Burst Termination | No Operation; Row active after t _{RCD} | |
| | H | H | H | X | X | No Operation | No Operation; Row active after t _{RCD} | |
| | L | L | L | OP Code | | Mode Register Set | ILLEGAL | |
| | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | H | L | X | X | Precharge | ILLEGAL | 2 |
| | L | H | H | BA | Row Address | Bank Activate | ILLEGAL | 2 |
| Write Recovering with Auto Precharge | H | L | L | BA | Column | Write | Start Write; Determine if Auto Precharge | 6 |
| | H | L | H | BA | Column | Read | Start Read; Determine if Auto Precharge | 6 |
| | H | H | L | X | X | Burst Termination | No Operation; Row active after t _{DPL} | |
| | H | H | H | X | X | No Operation | No Operation; Row active after t _{DPL} | |
| | L | L | L | OP Code | | Mode Register Set | ILLEGAL | |
| | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | H | L | X | X | Precharge | ILLEGAL | 2 |
| Write Recovering with Auto Precharge | L | H | H | BA | Row Address | Bank Activate | ILLEGAL | 2 |
| | H | L | L | BA | Column | Write | ILLEGAL | 2,6 |
| | H | L | H | BA | Column | Read | ILLEGAL | 2,6 |
| | H | H | L | X | X | Burst Termination | No Operation; Precharge after t _{DPL} | |
| | H | H | H | X | X | No Operation | No Operation; Precharge after t _{DPL} | |



SDRAM CURRENT STATE TRUTH TABLE (continued)

| Current State | Command | | | | | Description | Action | Notes |
|-------------------------|--------------|--------------|------------|-------------------------|----------------|----------------------|---|-------|
| | BRAS or PRAS | BCAS or PCAS | BWE or PWE | BADDR12, BADDR13 or PBS | BADDR or PADDR | | | |
| Refreshing | L | L | L | OP Code | | Mode Register Set | ILLEGAL | |
| | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | H | L | X | X | Precharge | ILLEGAL | |
| | L | H | H | BA | Row Address | Bank Activate | ILLEGAL | |
| | H | L | L | BA | Column | Write | ILLEGAL | |
| | H | L | H | BA | Column | Read | ILLEGAL | |
| | H | H | L | X | X | Burst Termination | No Operation; Idle after t_{RC} | |
| Mode Register Accessing | L | L | L | OP Code | | Mode Register Set | ILLEGAL | |
| | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | H | L | X | X | Precharge | ILLEGAL | |
| | L | H | H | BA | Row Address | Bank Activate | ILLEGAL | |
| | H | L | L | BA | Column | Write | ILLEGAL | |
| | H | L | H | BA | Column | Read | ILLEGAL | |
| | H | H | L | X | X | Burst Termination | ILLEGAL | |
| | H | H | H | X | X | No Operation | No Operation; Idle after two clock cycles | |

Notes:

- Both Banks must be idle otherwise it is an illegal action.
- The Current State refers only refers to one of the banks, if VCBS selects this bank then the action is illegal. If VCBS selects the bank not being referenced by the Current State then the action may be legal depending on the state of that bank.
- The minimum and maximum Active time (t_{RAS}) must be satisfied.
- The VCRAS# to VCCAS# Delay (t_{RC0}) must occur before the command is given.
- Address VCADDR9/AP is used to determine if the Auto Precharge function is activated.
- The command must satisfy any bus contention, bus turn around, and/or write recovery requirements. The command is illegal if the minimum bank-to-bank delay time (t_{RR0}) is not satisfied.





FIGURE 3 – SDRAM POWER UP SEQUENCE







FIGURE 4 – SDRAM SINGLE BIT READ-WRITE-READ CYCLE (SAME PAGE)
@CAS LATENCY = 3, BURST LENGTH = 1







FIGURE 5 – SDRAM READ & WRITE CYCLE AT SAME BANK @ BURST LENGTH = 4



Notes:

1. Minimum row cycle times are required to complete internal DRAM operation.
2. Row precharge can interrupt burst on any cycle. (CAS Latency - 1) number of valid output data is available after Row precharge. Last valid output will be Hi-Z (t_{SHZ}) after the clock.
3. Access time from Row active command. $t_{CC} * (t_{RCD} + CAS\ Latency - 1) + t_{SAC}$.
4. Output will be Hi-Z after the end of burst. (1, 2, 4, 8 & Full page bit burst)





FIGURE 6 – SDRAM PAGE READ & WRITE CYCLE AT SAME BANK @ BURST LENGTH = 4







FIGURE 7 – SDRAM PAGE READ CYCLE AT DIFFERENT BANK @ BURST LENGTH = 4







FIGURE 8 – SDRAM PAGE WRITE CYCLE AT DIFFERENT BANK @ BURST LENGTH = 4



NOTES:

1. To interrupt burst write by Row precharge, VCDQM# should be asserted to mask invalid input data.
2. To interrupt a burst read by Row precharge, both the read and the precharge banks must be the same.





FIGURE 9 – SDRAM READ & WRITE CYCLE AT DIFFERENT BANK @ BURST LENGTH = 4







FIGURE 10 – SDRAM READ & WRITE CYCLE WITH AUTO PRECHARGE @BURST LENGTH = 4







FIGURE 11 – SDRAM READ INTERRUPTED BY PRECHARGE COMMAND & READ BURST STOP @ BURST LENGTH = FULL PAGE



Notes:

1. At full page mode, burst is end at the end of burst. So auto precharge is possible.
2. About the valid VCDATAs after burst stop, it is the same as the case of VCRAS# interrupt. Both cases are illustrated in the above timing diagram. See the label 1, 2 on each of them. But at burst write, burst stop and VCRAS# interrupt should be compared carefully. Refer to the timing diagram of "Full page write burst stop cycle."
3. Burst stop is valid at every burst length.





FIGURE 12 – SDRAM WRITE INTERRUPTED BY PRECHARGE COMMAND & WRITE BURST STOP @ BURST LENGTH = FULL PAGE







FIGURE 13 – SDRAM BURST READ SINGLE BIT WRITE CYCLE @ BURST LENGTH = 2




Notes:

1. BRSW modes enabled by setting A9 "High" at MRS (Mode Register Set).
At the BRSW Mode, the burst length at Write is fixed to "1" regardless of programmed burst length.
2. When BRSW write command with auto precharge is executed, keep it in mind that t_{RAS} should not be violated. Auto precharge is executed at the burst-end cycle, so in the case of BRSW write command, the next cycle starts the precharge.



FIGURE 14 – SDRAM MODE REGISTER SET CYCLE




*Both banks precharge should be completed before Mode Register Set cycle.




NOTES:

MODE REGISTER SET CYCLE

1. VCRAS#, VCCAS# & VCWE# activation at the same clock cycle with address key will set internal mode register.
2. Minimum 2 clock cycles should be met before new VCRAS# activation.
3. Please refer to Mode Register Set table.



PACKAGE DESCRIPTION: 153 LEAD BGA 14MM X 22MM



- NOTE
1. ALL DIMENSIONS AND TOLERANCE CONFORM TO ASME Y 14.5M-1994.
 2. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM [C].
 3. PRIMARY DATUM [C] AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
 4. THE SURFACE FINISH OF THE PACKAGE SHALL BE EDM CHARMILLE #24-#27
 5. UNLESS OTHERWISE SPECIFIED TOLERANCE : DECIMAL ±0.05 ANGULAR ±2°

Note: Ball attach pad for above BGA package is 480 microns in diameter. Pad is solder mask defined.

ORDERING INFORMATION

| | | |
|------------------|-------------------------|----------------|
| WED9LAPC2C16P8BC | Commercial Temperature: | 0°C to +70°C |
| WED9LAPC2C16P8BI | Industrial Temperature: | -40°C to +85°C |