PRELIMINARY DATASHEET



WMS7170 / 7171

NON-VOLATILE DIGITAL POTENTIOMETERS
WITH UP/DOWN (3-WIRE) INTERFACE,

10KOHM, 50KOHM, 100KOHM RESISTANCE

100 TAPS

WITHOUT / WITH OUTPUT BUFFER





1. GENERAL DESCRIPTION

The WMS7170/7171 is a single channel 100-tap non-volatile linear digital potentiometer available in $10K\Omega$, $50K\Omega$ and $100K\Omega$ resistance. The device consists of Up/Down serial interface, tap register, decoder, resistor array, wiper switches, NV memory and control logics.

The WMS7170 device can be configured as a two-terminal variable resistor or a three-terminal voltage divider without an output buffer, but the WMS7171 device, which has a built-in output buffer, can only be configured as a three-terminal voltage divider. Both devices can be used in a wide variety of applications.

The output of the potentiometer is determined by its wiper position, which varies linearly between its end terminals, R_A/V_A and R_B/V_B . The wiper position, R_w/V_w , is controlled by Up/Down serial interface $(\overline{CS}, \overline{INC})$ and U/\overline{D} through the Tap Register (TR). In addition, the wiper position can also be stored into a non-volatile memory location (NVMEM0), which is then automatically recalled upon power up.

2. FEATURES

- Drop-in replacement for many popular parts
- Single linear-taper channel
- 100 taps
- 10K, 50K and 100K end-to-end resistance
- V_{SS} to V_{DD} terminal voltages
- Automatic recall of wiper position when power-on
- Potentiometer control through Up/Down (3-wire) serial interface
- Endurance 100,000 cycles
- Data retention 100 years
- Package options:
 - 8-pin PDIP, SOIC or MSOP
- Industrial temperature range: -40° to 85°C
- Single supply operation : 2.7V to 5.5V



3. BLOCK DIAGRAM




FIGURE 1 – WMS7170 BLOCK DIAGRAM (Rheostat/Divider Mode)




FIGURE 2 – WMS7171 BLOCK DIAGRAM (Divider Mode)




4.	TΛ	DІ	\sim		\sim	NI T	uт	C
4.	IΑ	DL	 Uľ	- L	UI	VΙ	VΙ	3

1. GENERAL DESCRIPTION	2
2. FEATURES	2
3. BLOCK DIAGRAM	3
4. TABLE OF CONTENTS	4
5. PIN CONFIGURATION	5
6. PIN DESCRIPTION	6
7. FUNCTIONAL DESCRIPTION	7
7.1. Rheostat And Divider Operations	7
7.1.1. Rheostat Configuration	7
7.1.2. Divider Configuration	7
7.2. Non-Volatile Memory (NVMEM0)	7
7.3. Serial Data Interface	8
7.4. Operation Overview	8
8. TIMING DIAGRAMS	9
9. ABSOLUTE MAXIMUM RATINGS & OPERATING CONDITIONS	11
10. ELECTRICAL CHARACTERISTICS	12
10.1 Test Circuits	14
11. TYPICAL APPLICATION CIRCUITS	15
11.1. Layout Considerations	17
12. PACKAGE DRAWINGS AND DIMENSIONS	18
13. ORDERING INFORMATION	21
14 VERSION HISTORY	22



5. PIN CONFIGURATION





6. PIN DESCRIPTION

TABLE 1 – PIN DESCRIPTION

Pin Name	Description					
	Chip Select: When CS is LOW, the device is enabled.					
CS	When $\overline{\text{CS}}$ is HIGH, the part is deselected and is in standby mode					
U/D	Up/Down Control: HIGH state enables the wiper to move towards the R_{A} / V_{A} terminal, while LOW state implies the wiper moves towards the R_{B} / V_{B} terminal					
	Increment Control: When CS is LOW, a HIGH-LOW					
INC	transition on INC will move the wiper one increment					
	either up or down based on the U/D input					
R _A /V _A	High terminal of the device					
R _B /V _B	Low terminal of the device					
R _W /V _W	Wiper Terminal: Output of the resistor array is determined by the \overline{INC} , U/D and \overline{CS} inputs					
V _{SS}	Ground pin, logic ground reference					
V_{DD}	Power Supply					

Notes: The terminology of high and low terminals above references to the relative position of the terminal with respect to the wiper moving direction and not the voltage potential of the terminal.



7. FUNCTIONAL DESCRIPTION

7.1. RHEOSTAT AND DIVIDER OPERATIONS

The WMS7170 device can operate as either a two-terminal variable resistor or a three-terminal voltage divider without an output buffer. However, the WMS7171 can only operate in a three-terminal voltage divider with an output buffer.

7.1.1. Rheostat Configuration

In the rheostat mode, the WMS7170 can be configured as a two-terminal resistive element, where one terminal is connected to one end of the resistor (R_A or R_B) and the other terminal is the wiper (R_W). The moving direction of the wiper depends upon the setting of U/D control signal. When the U/D is set to Up, then the wiper moves towards R_A . Conversely, when the U/D is set to Down, then the wiper moves towards R_B . The wiper movement to either direction is controlled by toggling the \overline{INC} signal from HIGH to LOW.

This configuration controls the resistance between the wiper and either end. The wiper resistance can be adjusted by either changing the wiper position or loading a stored wiper position value from NVMEM0 upon power up.

7.1.2. Divider Configuration

Additionally, the WMS7170 can also be configured as a voltage divider. With an input voltage applied to one end (usually V_A), the ground is connected to the other end (usually V_B). These input voltages cannot exceed the V_{DD} level or go below the V_{SS} level. The voltage on the wiper, V_W , is proportional to the wiper position with respect to the voltage difference between V_A and V_B . The moving direction of the wiper depends upon the setting of the U/D control signal. When the U/D is set to Up, then the wiper moves towards V_A . Conversely, when the U/D is set to Down, then the wiper moves towards V_B . The wiper movement to either direction is controlled by toggling the \overline{INC} signal from HIGH to LOW.

Nevertheless, the WMS7171 can only be configured as a voltage divider and operate similarly as the WMS7170 device. The only difference is WMS7171 has an output buffer, but WMS7170 doesn't have. Besides, the resistance cannot be directly measured in this configuration.

7.2. NON-VOLATILE MEMORY (NVMEM0)

The WMS7170/7171 has one NVMEM0 location available for storing the current wiper position via the Up/Down serial interface. This stored value is automatically recalled and loaded into the tap register upon power up.



7.3. SERIAL DATA INTERFACE

The WMS7170/7171 device has a 3-wire Up/Down Serial Interface consisting of CS, INC and U/D control signals. The key features of this interface include:

- Enabling the device
- Determining the moving direction of the wiper
- · Increment/Decrement operation on the wiper
- Non-volatile storage of the present wiper position into the NVMEM0 for automatic recall at power up
- Entering into the standby mode

7.4. OPERATION OVERVIEW

The wiper position can be changed either up or down by operating the CS, U/D and INC control signals.

When CS is LOW, the device is selected and the wiper can be moved by toggling the INC. As a result, the wiper moves up when U/\overline{D} is HIGH and moves down when U/\overline{D} is LOW. The status of the U/\overline{D} can be changed even though the \overline{CS} remains LOW. This allows the system to enable the device and then move the wiper position either up or down until the desired position is reached.

When the wiper is already at the lowest position, further Down operation won't change the wiper position. Similarly, when the wiper is at the highest position, further Up operation won't change the wiper position too.

The current wiper position can be automatically stored into the NVMEM0 each time the $\overline{\text{CS}}$ goes from LOW to HIGH while the $\overline{\text{INC}}$ remains HIGH. Adversely, if the $\overline{\text{INC}}$ is LOW when the $\overline{\text{CS}}$ goes HIGH, the wiper position cannot be stored. Meanwhile, the NVMEM0 content is automatically loaded into the wiper during power on.

When the CS is held HIGH, the device enters into Standby mode and the wiper position cannot be changed. Changing the $\overline{\text{CS}}$ to LOW exits the Standby mode and enables the device again.

The operating modes of Up/Down interface are summarized in the table below:

CS	U/D	INC	Operation
LOW	HIGH	HIGH to LOW	Move Wiper toward R_A/V_A
LOW	LOW	HIGH to LOW	Move Wiper toward R_B/V_B
LOW to HIGH	х	HIGH	Store Current Wiper Position
LOW to HIGH	х	LOW	No Store, Return to Standby
HIGH	х	х	Standby

Note: x means don't care



8. TIMING DIAGRAMS

Conditions: V_{DD} = +2.7V to 5.5V, V_A = V_{DD} , V_B = 0V, T = 25°C




FIGURE 3 -WMS7170/1 TIMING DIAGRAM

Note:

^[1] This only applies to the Power-Up sequence.

 $^{^{[2]}}$ MI in the AC Timing diagram (Figure 3) refers to the minimum incremental change in the wiper output due to a change in the wiper position.



TABLE 10 – TIMING PARAMETERS

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
CS to INC Setup	t _{CI}	100		ns
U/D to INC Setup	t _{DI}	50		ns
U/D to INC Hold	t _{ID}	100		ns
INC LOW Period	t _{IL}	250		ns
INC HIGH Period	t _{IH}	250		ns
INC Inactive to CS Inactive	t _{IC}	1		μS
CS Deselect Time (NO STORE)	t _{CPH}	100		ns
CS Deselect Time (STORE)	t _{CPH}	15 (2.7V) 30 (5.5V)		ms
INC to Wiper Change	t _{IW}		5	μS
INC Cycle Time	t _{CYC}	1		μS
INC Input Rise and Fall Time	t _R , t _F		500	μS
Power-Up Delay	t _{PUD}		1	ms
		0.2	50	V/ms
V _{CC} Power-Up rate	t _R V _{CC}	(13ms 0-2.7V)	(54μs 0-2.7V)	



9. ABSOLUTE MAXIMUM RATINGS & OPERATING CONDITIONS

TABLE 11 - ABSOLUTE MAXIMUM RATINGS (PACKAGED PARTS) [1]

Conditions	Values
Junction temperature	150°C
Storage temperature	-65° to +150°C
Voltage applied to any pad	$(V_{ss} - 0.3V)$ to $(V_{DD} + 0.3V)$
Lead temperature (soldering – 10 seconds)	300°C
$V_{SS} - V_{DD}$	-0.3 to 7.0V

TABLE 12 - OPERATING CONDITIONS (PACKAGED PARTS)

Conditions	Values
Industrial operating temperature	-40°C to +85°C
Supply voltage (V _{DD})	+2.7V to +5.5V
Ground voltage (V _{SS})	0V

- 11 -

Publication Release Date: July 2003 Revision 1.0

^[1] Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device performance and reliability. Functional operation is not implied at these conditions.



10. ELECTRICAL CHARACTERISTICS

TABLE 12 – ELECTRICAL CHARACTERISTICS (Packaged parts)

PARAMETERS	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITIONDS [5]
Rheostat Mode				•	•	
Nominal Resistance	R	-20		+20	%	T=25°C, Wiper open
Different Non Linearity [2]	R-DNL	-1	±0.3	+1	LSB	[6]
Integral Non Linearity [2]	R-INL	-1	±0.5	+1	LSB	[6]
Tempo ^[1]	$\Delta R_{AB}/\Delta T$		300		ppm/°C	
Wiper Resistance [2]	R _W		50		Ω	V _{DD} =5V, I=V _{DD} /R _{Total} [7]
			80		Ω	V _{DD} =2.7V, I=V _{DD} /R _{Total} ^[7]
Wiper Current	I _W	-1		1	mA	
Divider Mode						
Resolution	N	8			Bits	
Different Non Linearity [2]	DNL	-1	±0.2	+1	LSB	
Integral Non Linearity [2]	INL	-1	±0.1	+1	LSB	
Temperature Coefficient [1]	ΔW /ΔT		+20		ppm/°C	Wiper at center
Full Scale Error	V_{FSE}	-1		0	LSB	Wiper at highest position
Zero Scale Error	V _{ZSE}	0		1	LSB	Wiper at lowest position
Resistor Terminal						
Voltage Range	V_A, V_B, V_W	V _{SS}		V_{DD}	V	
Terminal Capacitance [1]	C _A , C _B		30		pF	
Wiper Capacitance [1]			30		pF	
Dynamic Characteristics [1]						
	BW _{10K}		1.5		MHz	V _{DD} =5V, B =VSS
Bandwidth –3dB	BW _{50K}		300		KHz	Wiper at center
	BW _{100K}		200		KHz	
Analog Output (Buffer enable	es)					
Amp Output Current	I _{OUT}	3			mA	V _O =1/2 scale
Amp Output Resistance	Rout		1	10	Ω	I _L = 100uA
Total Harmonic Distortion [1]	THD			0.08	%	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Digital Inputs/Outputs						
Input High Voltage	V _{IH}	$0.7xV_{DD}$			V	
Input Low Voltage	V _{IL}			$0.3xV_{DD}$	V	
Output Low Voltage	V _{OL}			0.4	V	I _{OL} =2mA



TABLE 12 - ELECTRICAL CHARACTERISTICS (Packaged parts) - Cont'd

PARAMETERS	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITIONDS [5]	
Input Leakage Current	I _{LI}	-1		+1	uA	$\overline{\text{CS}} = V_{\text{DD}}, \text{Vin=Vss} \sim V_{\text{DD}}$	
Output Leakage Current	I _{Lo}	-1		+1	uA	$\overline{\text{CS}} = V_{\text{DD}}, \text{Vin} = V_{\text{SS}} \sim V_{\text{DD}}$	
Input Capacitance [1]	C _{IN}		25		pF	V _{DD} =5V, fc = 1Mhz	
Output Capacitance [1]	C _{OUT}		25		pF	V _{DD} =5V, fc = 1Mhz	
Power Requirements	Power Requirements						
Operating Voltage	V_{DD}	2.7		5.5	V		
Operating Current	I _{DDR} , I _{DDW}		1	2	mA	All operations	
Standby Current	I _{SA} ^[3]		0.5	1	mA	Buffer = ON CS = HIGH, no load	
Standby Current	I _{SB} ^[4]		0.1	1	uA	Buffer = OFF CS = HIGH, no load	
Power Supply Rejection Ratio	PSRR			1	LSB/V	V _{DD} =5V±10%, Wiper at center	

Notes:

^[1] Not subject to production test.

^[2] LSB = $(R_A/V_A - R_B/V_B)$ / (T - 1); DNL = $(V_i - V_{i+1})$ / LSB + 1 (if increment) or = $(V_i - V_{i+1})$ / LSB - 1 (if decrement); INL = $(V_i - i^*LSB)$ / LSB; where i = [0, (T -1)] and T = # of taps of the device.

^[3] WMS7171 only.

^[4] WMS7170 only.


^[5] Conditions: V_{CC} = 2.7 to 5.5V, T = 25°C and timing measured at 50% level, unless stated.

^[6] Only guarantee by design.


^[7] R_{total} = end-to-end resistance.




10.1 TEST CIRCUITS




Potentiometer divider nonlinearity error test circuit (INL, DNL)




Power supply sensitivity test circuit (PSS, PSRR)




Resistor position nonlinearity error test circuit (Rheostat Operation: R-INL, R-DNL)



Capacitance test circuit



Wiper resistance test circuit



Gain vs. frequency test circuit

FIGURE 4 - TEST CIRCUITS



11. TYPICAL APPLICATION CIRCUITS




FIGURE 5 - PROGRAMMABLE INVERTING GAIN AMPLIFIER USING THE WMS7170/7171




FIGURE 6 - PROGRAMMABLE NON-INVERTING GAIN AMPLIFIER USING THE WMS7170/7171






FIGURE 7 - WMS7171 TRIMMING VOLTAGE REFERENCE




FIGURE 8 - WMS7171 RF AMP CONTROL



11.1. LAYOUT CONSIDERATIONS

Use a $0.1\mu F$ bypass capacitor as close as possible to the V_{DD} pin. This is recommended for best performance. Often this can be done by placing the surface mount capacitor on the bottom side of the PC board, directly between the V_{DD} and V_{SS} pins. Care should be taken to separate the analog and digital traces. Sensitive traces should not run under the device or close to the bypass capacitors.

A dedicated plane for analog ground helps in reducing ground noise for sensitive analog signals.




FIGURE 9 - WMS7170/7171 LAYOUT



12. PACKAGE DRAWINGS AND DIMENSIONS




FIGURE 10: 8L 150MIL SOIC






FIGURE 11: 8L 300MIL PDIP







FIGURE 12: 8L 3MM MSOP



13. ORDERING INFORMATION

Winbond's WinPot Part Number Description:



Output Buffer	End-to-End Resistance	SOIC	PDIP	MSOP
NO	10K	WMS7170 010S	WMS7170 010P	WMS7170 010M
	50K	WMS7170 050S	WMS7170 050P	WMS7170 050M
	100K	WMS7170 100S	WMS7170 100P	WMS7170 100M
YES	10K	WMS7171 010S	WMS7171 010P	WMS7171 010M
	50K	WMS7171 050S	WMS7171 050P	WMS7171 050M
	100K	WMS7171 100S	WMS7171 100P	WMS7171 100M

For the latest product information, access Winbond's worldwide website at http://www.winbond-usa.com



14. VERSION HISTORY

VERSION	DATE	DESCRIPTION
1.0	July 2003	Initial issue

The contents of this document are provided only as a guide for the applications of Winbond products. Winbond makes no representation or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to discontinue or make changes to specifications and product descriptions at any time without notice. No license, whether express or implied, to any intellectual property or other right of Winbond or others is granted by this publication. Except as set forth in Winbond's Standard Terms and Conditions of Sale, Winbond assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property.

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipments intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental injury could occur.



Headquarters

No. 4, Creation Rd. III Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.winbond.com.tw/

Taipei Office

9F, No. 480, Pueiguang Rd. Neihu District Taipei, 114 Taiwan TEL: 886-2-81777168 FAX: 886-2-87153579

Winbond Electronics Corporation America

2727 North First Street, San Jose, CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441797 http://www.winbond-usa.com/

Winbond Electronics Corporation Japan

7F Daini-ueno BLDG. 3-7-18 Shinyokohama Kohokuku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800

Winbond Electronics (Shanghai) Ltd.

27F, 299 Yan An W. Rd. Shanghai, 200336 China TEL: 86-21-62365999 FAX: 86-21-62356998

Winbond Electronics (H.K.) Ltd.

Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners. This product incorporates SuperFlash® technology licensed from SST.