

WM8580

Multichannel CODEC with S/PDIF Transceiver

DESCRIPTION

The WM8580 is a multi-channel audio CODEC with S/PDIF transceiver. The WM8580 is ideal for DVD and surround sound processing applications for home hi-fi, automotive and other audiovisual equipment.

Integrated into the device is a stereo 24-bit multi-bit sigma delta ADC with support for digital audio output word lengths from 16-bit to 32-bit, and sampling rates from 8kHz to 192kHz.

Also included are three stereo 24-bit multi-bit sigma delta DACs, each with a dedicated oversampling digital interpolation filter. Digital audio input word lengths from 16-bits to 32-bits and sampling rates from 8kHz to 192kHz are supported. Each DAC channel has independent digital volume and mute control.

Two independent audio data interfaces support I²S, Left Justified, Right Justified and DSP digital audio formats. Each audio interface can operate in either Master Mode or Slave Mode.

The S/PDIF transceiver is IEC-60958-3 compatible and supports frame rates from 32k/s to 192k/s. It has four multiplexed inputs and one output. Status and error monitoring is built-in and results can reported over the serial interface or via GPO pins. S/PDIF Channel Block configuration is also supported.

The device has two PLLs that can be configured independently to generate two system clocks for internal or external use.

Device control and setup is via a 2-wire or 3-wire (SPI compatible) serial interface. The serial interface provides access to all features including channel selection, volume controls, mutes, de-emphasis, S/PDIF control/status, and power management facilities. Alternatively, the device has a Hardware Control Mode where device features can be enabled/disabled using selected pins.

The device is available in a 48-lead TQFP package.

FEATURES

- Mutli-channel CODEC with 3 Stereo DACs and 1 Stereo ADC
- Integrated S/PDIF / IEC-60958-3 transceiver
- Audio Performance
 - 103dB SNR ('A' weighted @ 48kHz) DAC
 - -90dB THD (48kHz) DAC
 - 100dB SNR ('A' weighted @ 48kHz) ADC
 - -90dB THD (48kHz) ADC
- DAC Sampling Frequency: 8kHz 192kHz
- ADC Sampling Frequency: 8kHz 192kHz
- Independent ADC and DAC Sample Rates
- 2 and 3-Wire Serial Control Interface with readback, or Hardware Control Interface
- GPO pins allow visibility of user selected status flags
- Programmable Audio Data Interface Modes
 - I²S, Left, Right Justified or DSP
 - 16/20/24/32 bit Word Lengths
- Three Independent Stereo DAC Outputs with Digital Volume Controls
- Two Independent Master or Slave Audio Data Interfaces
- Flexible Digital Interface Routing with Clock Selection
 Control
- 2.7V to 5.5V Analogue, 2.7V to 3.6V Digital Supply Operation
- 48-lead TQFP Package

APPLICATIONS

- Digital TV
- DVD Players and Receivers
- Surround Sound AV Processors and Hi-Fi systems
- Automotive Audio

BLOCK DIAGRAM





TABLE OF CONTENTS

DESCRIPTION	1
FEATURES	1
APPLICATIONS	
BLOCK DIAGRAM	2
TABLE OF CONTENTS	3
PIN CONFIGURATION	4
ORDERING INFORMATION	4
PIN DESCRIPTION	5
MULTI-FUNCTION PINS	6
ABSOLUTE MAXIMUM RATINGS	7
RECOMMENDED OPERATING CONDITIONS	8
ELECTRICAL CHARACTERISTICS	8
TERMINOLOGY	10
MASTER CLOCK TIMING	11
DIGITAL AUDIO INTERFACE – MASTER MODE	12
DIGITAL AUDIO INTERFACE – SLAVE MODE	13
CONTROL INTERFACE TIMING – 3-WIRE MODE	14
CONTROL INTERFACE TIMING – 2-WIRE MODE	15
DEVICE DESCRIPTION	16
INTRODUCTION	16
CONTROL INTERFACE OPERATION	17
DIGITAL AUDIO INTERFACES	21
AUDIO DATA FORMATS	23
AUDIO INTERFACE CONTROL	27
DAC FEATURES	29
ADC FEATURES	35
DIGITAL ROUTING OPTIONS	36
CLOCK SELECTION	38
PHASE-LOCKED LOOPS AND S/PDIF CLOCKING (SOFTWARE MODE)	
PHASE-LOCKED LOOPS AND S/PDIF CLOCKING (HARDWARE MODE)	52
S/PDIF TRANSCEIVER	53
POWERDOWN MODES	65
INTERNAL POWER ON RESET CIRCUIT	
HARDWARE CONTROL MODE	
REGISTER MAP	
DIGITAL FILTER CHARACTERISTICS	86
DAC FILTER RESPONSES	
DIGITAL DE-EMPHASIS CHARACTERISTICS	
ADC FILTER RESPONSES	
ADC HIGH PASS FILTER	
RECOMMENDED EXTERNAL COMPONENTS	
PACKAGE DIMENSIONS	
IMPORTANT NOTICE	
ADDRESS:	92



PIN CONFIGURATION



ORDERING INFORMATION

DEVICE	TEMPERATURE RANGE	PACKAGE	MOISTURE SENSITIVITY LEVEL	PEAK SOLDERING TEMPERATURE
WM8580GEFT/V	-25 to +85°C	48-lead TQFP (Pb-free)	MSL1	260°C
WM8580GEFT/RV	-25 to +85°C	48-lead TQFP (Pb-free, tape and reel)	MSL1	260°C

Note:

Reel quantity = 2,200

PIN DESCRIPTION

PIN	NAME	TYPE	DESCRIPTION
1	PGND	Supply	PLL ground
2	PVDD	Supply	PLL positive supply
3	XTI	Digital Input	Crystal or CMOS clock input
4	XTO	Digital Output	Crystal output
5	MFP10	Digital Output	Multi-Function Pin (MFP) 10. See Table 1 for details of all MFP pins.
6	MFP9	Digital Output	Multi-Function Pin (MFP) 9. See Table 1 for details of all MFP pins.
7	MFP8	Digital Input/Output	Multi-Function Pin (MFP) 8. See Table 1 for details of all MFP pins.
8	MFP7	Digital Input/Output	Multi-Function Pin (MFP) 7. See Table 1 for details of all MFP pins.
9	MFP6	Digital Input/Output	Multi-Function Pin (MFP) 6. See Table 1 for details of all MFP pins.
10	SPDIFOP	Digital Output	S/PDIF transmitter output.
11	MFP5	Digital Input/Output	Multi-Function Pin (MFP) 5. See Table 1 for details of all MFP pins.
12	MFP4	Digital Input/Output	Multi-Function Pin (MFP) 4. See Table 1 for details of all MFP pins.
13	MFP3	Digital Input/Output	Multi-Function Pin (MFP) 3. See Table 1 for details of all MFP pins.
14	SPDIFIN1	Digital Input	S/PDIF receiver input 1
15	CLKOUT	Digital Output	PLL or crystal oscillator clock output
16	DVDD	Supply	Digital positive supply
17	DGND	Supply	Digital ground
18	MUTE	Digital Input/Output	DAC mute-all Input / All-DAC Infinite Zero Detect (IZD) flag output
19	DIN1	Digital Input	Primary Audio Interface (PAIF) receiver data input 1
20	DIN2	Digital Input	Primary Audio Interface (PAIF) receiver data input 2
21	DIN3	Digital Input	Primary Audio Interface (PAIF) receiver data input 3
22	PAIFRX_LRCLK	Digital Input/Output	Primary Audio Interface (PAIF) receiver left/right word clock
23	PAIFRX_BCLK	Digital Input/Output	Primary Audio Interface (PAIF) receiver bit clock
24	MCLK	Digital Input/Output	System Master clock; 256, 384, 512, 768, 1024 or 1152 fs
25	DOUT	Digital Output	Primary Audio Interface (PAIF) transmitter data output
26	PAIFTX_LRCLK	Digital Input/Output	Primary audio interface transmitter left/right word clock
27	MFP1	Digital Input/Output	Multi-Function Pin (MFP) 1. See Table 1 for details of all MFP pins.
28	MFP2	Digital Input/Output	Multi-Function Pin (MFP) 2. See Table 1 for details of all MFP pins.
29	HWMODE	Digital Input	Configures control to be either Software Mode or Hardware Mode
30	SWMODE	Digital Input/Output	Configures software interface to be either 2-wire or 3-wire. See note 2.
31	SDO	Digital Output	3-wire control interface data output. See note 3.
32	SDIN	Digital Input/Output	Control interface data input (and output under 2-wire control)
33	SCLK	Digital Input	Control interface clock
34	CSB	Digital Input	3-wire control interface latch signal / device address selection
35	AINR	Analogue Input	ADC Left Channel Input
36	ADCREED	Analogue Input	ADC Left Channel Input
37 38	ADCREFP VMID	Analogue Output Analogue Output	ADC reference buffer decoupling pin; 10uF external decoupling Midrail divider decoupling pin; 10uF external decoupling
39	AGND	· · · · · · · · · · · · · · · · · · ·	
40	AGND	Supply Supply	Analogue ground Analogue positive supply
41	VOUT1L	Analogue Output	DAC channel 1 left output
42	VOUT1R	Analogue Output	DAC channel 1 right output
43	VOUT2L	Analogue Output	DAC channel 2 left output
44	VOUT2R	Analogue Output	DAC channel 2 right output
45	VREFP	Analogue Input	DAC and ADC positive reference
46	VREFN	Analogue Input	DAC and ADC ground reference
70	VIXEI IV	/ indiogue imput	1 57 to and 7150 ground following




PIN	NAME	TYPE	DESCRIPTION
47	VOUT3L	Analogue Output	DAC channel 3 left output
48	VOUT3R	Analogue Output	DAC channel 3 right output

Notes:

- 1. Digital input pins have Schmitt trigger input buffers. Pins 32, 33, 34 are 5V tolerant.
- 2. In hardware control mode, pin 30 is used for UNLOCK flag output.
- 3. In hardware control mode, pin 31 is used for NON_AUDIO flag output.

MULTI-FUNCTION PINS

The WM8580 has 8 Multi-Function Input/Output pins (MFP1 etc.). The function and direction (input/output) of these pins are configured using the HWMODE input pin and software register control as shown below. If HWMODE is set, the MFPs have the function shown in column 1 of Table 1. If HWMODE is not set, and the register SAIF_EN is set, the MFPs have the function shown in column 2. Otherwise, the GPOnOP registers determine the MFP function as shown in columns 3 and 4



PIN NAME	HARDWARE CONTROL MODE	SECONDARY AUDIO INTERFACE FUNCTION	S/PDIF INPUT & INDEPENDENT	GENERAL PURPOSE OUTPUT FUNCTION
	FUNCTION	2	CLOCKING	4
	1		3	
MFP1	PAIFTX_BCLK	n/a ¹	PAIFTX_BCLK ²	GPO1
MFP2	ADCMCLK	n/a ¹	ADCMCLK ³	GPO2
MFP3	DR1	n/a ¹	SPDIFIN2	GPO3
MFP4	DR2	n/a ¹	SPDIFIN3	GPO4
MFP5	DR3	n/a ¹	SPDIFIN4	GPO5
MFP6	DR4	SAIF_BCLK	GPO6	GPO6
MFP7	ALLPD	SAIF_LRCLK	GPO7	GPO7
MFP8	С	SAIF_DIN	GPO8	GPO8
MFP9	SFRM_CLK	SAIF_DOUT	GPO9	GPO9
MFP10	192BCLK	n/a ¹	GPO10	GPO10

Table 1 Multi-Function Pin Configuration

Notes:

- These pins are not used as part of the Secondary Audio Interface, so their function is that of either Column 3 or Column 4.
- 2. MFP1 can by GPO1 only if ADC_CLKSEL and PAIFTXMST_CLKSEL (if in master mode) source MCLK.
- MFP2 can be GPO2 if neither ADC_CLKSEL, TX_CLKSEL or SAIFMST_CLKSEL (if in master mode) source ADCMCLK.



PIN FUNCTION	TYPE	DESCRIPTION
PAIFTX_BCLK	Digital Input/Output	Primary Audio Interface Transmitter (PAIFTX) Bit Clock
ADCMCLK	Digital Input	Master ADC clock; 256fs, 384fs, 512fs ,786fs, 1024fs or 1152fs
SAIF_DIN	Digital Input	Secondary Audio Interface (SAIF) Receiver data input
SAIF_DOUT	Digital Output	Secondary Audio Interface (SAIF) Transmitter data output
SAIF_BCLK	Digital Input/Output	Secondary Audio Interface (SAIF) Bit Clock
SAIF_LRCLK	Digital Input/Output	Secondary Audio Interface (SAIF) Left/Right Word Clock
SPDIFIN2/3/4	Digital Input	S/PDIF Receiver Input
GPO1 – GPO10	Digital Output	General Purpose Output
DR1/2/3/4	Digital Input	Internal Digital Routing Configuration in Hardware Mode
ALLPD	Digital Input	Chip Powerdown in Hardware Mode
С	Digital Output	Recovered channel-bit for current S/PDIF sub-frame
SFRM_CLK	Digital Output	Indicates current S/PDIF sub-frame:
		1 = Sub-frame A
		0 = Sub-frame B
192BCLK	Digital Output	Indicates start of S/PDIF 192-frame block. High for duration of frame 0.

Table 2 Multi-Function Pin Description

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

The WM8580 has been classified as MSL1, which has an unlimited floor life at $<30^{\circ}$ C / 85% Relative Humidity and therefore will not be supplied in moisture barrier bags.

CONDITION	MIN	MAX
Digital supply voltage	-0.3V	+3.63V
Analogue supply voltage	-0.3V	+7V
PLL supply voltage	-0.3V	+5V
Voltage range digital inputs (SCLK, CSB & SDIN only)	DGND -0.3V	+7V
Voltage range digital inputs	DGND -0.3V	DVDD + 0.3V
Voltage range analogue inputs ¹	AGND -0.3V	AVDD +0.3V
	PGND -0.3V	PVDD +0.3V
Master Clock Frequency		37MHz
Operating temperature range, T _A	-25°C	+85°C
Storage temperature prior to soldering	30°C max / 8	5% RH max
Storage temperature after soldering	-65°C	+150°C
Pb Free Package body temperature (soldering 10 seconds)		+260°C
Package body temperature (soldering 2 minutes)		+183°C

Notes: 1. Analogue and digital grounds must always be within 0.3V of each other.



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital supply range	DVDD		2.7		3.6	V
Analogue supply range	AVDD, PVDD		2.7		5.5	V
Ground	AGND, VREFN, DGND. PGND			0		V
Difference DGND to AGND/PGND			-0.3	0	+0.3	V

Note: Digital supply DVDD must never be more than 0.3V greater than AVDD.

ELECTRICAL CHARACTERISTICS

Test Conditions

AVDD, PVDD, VREFP = 5V, DVDD = 3.3V, AGND, VREFN = 0V, PGND, DGND = 0V, T_A = +25°C, 1kHz Signal, fs = 48kHz, 24-Bit Data, Slave Mode, MCLK, ADCMCLK = 256fs, $1V_{rms}$ Input Signal Level unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DAC Performance (Load = 10kΩ	50pF)					•
0dBFs Full scale output voltage				1.0 x VREFP/5		V _{rms}
Signal to Noise Ratio (Note 1,2,4)	SNR	A-weighted, @ fs = 48kHz		103		dB
		Unweighted, @ fs = 48kHz		100		dB
		A-weighted, @ fs = 48kHz, AVDD = 3.3V		99		dB
		A-weighted, @ fs = 96kHz		101		dB
		Unweighted, @ fs = 96kHz		98		dB
		A-weighted, @ fs = 96kHz, AVDD = 3.3V		99		dB
		A-weighted, @ fs = 192kHz		101		dB
		Unweighted, @ fs = 192kHz		98		dB
		A-weighted, @ fs = 192kHz, AVDD = 3.3V		99		dB
Dynamic Range (Note 2,4)	DNR	A-weighted, -60dB full scale input		103		dB
Total Harmonic Distortion	THD	1kHz, 0dB Full Scale @ fs = 48kHz		-90		dB
		1kHz, 0dB Full Scale @ fs = 96kHz		-87		dB
		1kHz, 0dB Full Scale @ fs = 192kHz		-84		dB
DAC Channel separation				100		dB
Mute Attenuation		1kHz Input, 0dB gain		100		dB
Output Offset Error				2		mV



Test Conditions

AVDD, PVDD, VREFP = 5V, DVDD = 3.3V, AGND, VREFN = 0V, PGND, DGND = 0V, T_A = +25°C, 1kHz Signal, fs = 48kHz, 24-Bit Data, Slave Mode, MCLK, ADCMCLK = 256fs, 1V_{rms} Input Signal Level unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Supply Rejection Ratio	PSRR	1kHz 100mV _{p-p}		50		dB
		20Hz to 20kHz		45		dB
		100mV _{p-p}				
ADC Performance	T	1			1	
Full Scale Input Signal Level (for				1.0 x		V_{rms}
ADC 0dB Input)				VREFP/5		
Input resistance				20		kΩ
Input capacitance				10		pF
Signal to Noise Ratio (Note	SNR	A-weighted,		100		dB
1,2,4)		@ fs = 48kHz				
		Unweighted,		97		dB
		@ fs = 48kHz				
		A-weighted,		97		dB
		@ fs = 48kHz, AVDD = 3.3V				
		A-weighted,		97		dB
		@ fs = 96kHz				
		Unweighted,		94		dB
		@ fs = 96kHz				
		A-weighted,		94		dB
		@ fs = 96kHz, AVDD = 3.3V				
		A-weighted,		97		dB
		@ fs = 192kHz				
		Unweighted,		94		dB
		@ fs = 192kHz				
		A-weighted,		94		dB
		@ fs = 192kHz, AVDD = 3.3V				
Total Harmonic Distortion	THD	1kHz, -1dB Full Scale		-90		dB
		@ fs = 48kHz				
		1kHz, -1dB Full Scale @ fs = 96kHz		-88		dB
		1kHz, -1dB Full Scale		-85		dB
		@ fs = 192kHz				
Dynamic Range	DNR	-60dB FS		100		
ADC Channel Separation		1kHz Input		100		dB
Channel Level Matching (Note 4)		1KHz Signal		0.1		dB
Channel Phase Deviation		1kHz Signal		0.0001		Degree
Offset Error		HPF On		0		LSB
		HPF Off		100		LSB
Power Supply Rejection Ratio	PSRR	1kHz 100mVpp		50		dB
•		20Hz to 20kHz		45		dB
B1 (4.11 - 1.1 - 1.40 -	1.)	100mVpp				
Digital Logic Levels (CMOS Level		1			0.0 =: := =	• •
Input LOW level	V _{IL}				0.3 x DVDD	V
Input HIGH level	V _{IH}		0.7 x DVDD			V
Input leakage current			-1	±0.2	+1	μA
Input capacitance	_			5	1	pF
Output LOW	V _{OL}	I _{OL} =1mA			0.1 x DVDD	V
Output HIGH	V _{OH}	I _{OH} = -1mA	0.9 x DVDD			V



Test Conditions

AVDD, PVDD, VREFP = 5V, DVDD = 3.3V, AGND, VREFN = 0V, PGND, DGND = 0V, $T_A = +25^{\circ}C$, 1kHz Signal, fs = 48kHz, 24-Bit Data, Slave Mode, MCLK, ADCMCLK = 256fs, $1V_{rms}$ Input Signal Level unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analogue Reference Levels	•					
Reference voltage	V_{VMID}		VREFP/2 – 50mV	VREFP/2	VREFP/2 + 50mV	V
Potential divider resistance	R _{VMID}	VREFP to VMID and VMID to VREFN		20		kΩ
S/PDIF Transceiver Performan	nce					
Jitter on recovered clock				50		ps
S/PDIF Input Levels CMOS MO	DDE					
Input LOW level	V_{IL}				0.3 X DVDD	V
Input HIGH level	V _{IH}		0.7 X DVDD			V
Input capacitance				1.25		pF
Input Frequency					36	MHz
S/PDIF Input Levels Comparat	tor MODE					
Input capacitance				1.31		pF
Input resistance				18		Ω
Input frequency					25	MHz
Input Amplitude			200		0.5 X DVDD	mV
PLL						
Period Jitter				80		ps(rms)
XTAL						
Input XTI LOW level	VX _{IL}		0		557	mV
Input XTI HIGH level	VX _{IH}		853			mV
Input XTI capacitance	C_{XJ}		3.32		4.491	pF
Input XTI leakage	IX _{leak}		28.92		38.96	mA
Output XTO LOW	VX _{OL}	15pF load capacitors	86		278	mV
Output XTO HIGH	VX _{OH}	15pF load capacitors	1.458		1.942	V
Supply Current						
Analogue supply current		AVDD, VREFP = 5V		45		mA
Analogue supply current		AVDD, VREFP = 3.3V		30		mA
Digital supply current		DVDD = 3.3V		16		mA
Power Down				10		uA

Notes:

- Ratio of output level with 1kHz full scale input, to the output level with all zeros into the digital input, measured 'A'
 weighted
- All performance measurements done with 20kHz low pass filter, and where noted an A-weight filter. Failure to use such a filter will result in higher THD+N and lower SNR and Dynamic Range readings than are found in the Electrical Characteristics. The low pass filter removes out of band noise; although it is not audible it may affect dynamic specification values.
- 3. VMID decoupled with 10uF and 0.1uF capacitors (smaller values may result in reduced performance).

TERMINOLOGY

- Signal-to-noise ratio (dB) SNR is a measure of the difference in level between the full scale output and the output with no signal applied. (No Auto-zero or Automute function is employed in achieving these results).
- Dynamic range (dB) DNR is a measure of the difference between the highest and lowest portions of a signal. Normally a THD+N measurement at 60dB below full scale. The measured signal is then corrected by adding the 60dB to it. (e.g. THD+N @ -60dB= -32dB, DR= 92dB).
- 3. THD (dB) THD is a ratio, of the rms values, of Distortion/Signal.
- 4. Stop band attenuation (dB) Is the degree to which the frequency spectrum is attenuated (outside audio band).
- 5. Channel Separation (dB) Also known as Cross-Talk. This is a measure of the amount one channel is isolated from the other. Normally measured by sending a full scale signal down one channel and measuring the other.
- 6. Pass-Band Ripple Any variation of the frequency response in the pass-band region.



MASTER CLOCK TIMING




Figure 1 Master Clock Timing Requirements

Test Conditions

AVDD, PVDD, VREFP = 5V, DVDD = 3.3V, AGND, VREFN = 0V, PGND, DGND = 0V, T_A = +25 $^{\circ}$ C

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
System Clock Timing Information	on					
ADCMCLK and MCLK System clock pulse width high	t _{MCLKH}		11			ns
ADCMCLK and MCLK System clock pulse width low	t _{MCLKL}		11			ns
ADCMCLK and MCLK System clock cycle time	t _{MCLKY}		28			ns
ADCMCLK and MCLK Duty cycle			40:60		60:40	

Table 3 Master Clock Timing Requirements

DIGITAL AUDIO INTERFACE - MASTER MODE




Figure 2 Digital Audio Data Timing - Master Mode

Test Conditions

AVDD, PVDD, VREFP = 5V, DVDD = 3.3V, AGND, VREFN, PGND, DGND = 0V, T_A = $+25^{\circ}$ C, Master Mode, fs = 48kHz, MCLK and ADCMCLK = 256fs unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Audio Data Input Timing Information							
PAIFTX_LRCLK/	t _{DL}		0		10	ns	
PAIFRX_LRCLK/							
SAIF_LRCLK propagation delay from PAIFTX_BCLK/							
PAIFRX_BCLK/ SAIF_BCLK falling edge							
DOUT/SAIF_DOUT propagation delay from PAIFTX_BCLK/ SAIF_BCLK falling edge	t _{DDA}		0		10	ns	
DIN1/2/3/SAIF_DIN setup time to PAIFRX_BCLK/SAIF_BCLK rising edge	t _{DST}		10			ns	
DIN1/2/3/SAIF_DIN hold time from PAIFRX_BCLK/SAIF_BCLK rising edge	t _{онт}		10			ns	

Table 4 Digital Audio Data Timing - Master Mode

DIGITAL AUDIO INTERFACE – SLAVE MODE




Figure 3 Digital Audio Data Timing - Slave Mode

Test Conditions

AVDD, PVDD = 5V, DVDD = 3.3V, AGND = 0V, PGND, DGND = 0V, T_A = +25°C, Slave Mode, fs = 48kHz, MCLK and ADCMCLK = 256fs unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Audio Data Input Timing Informatio	n					
PAIFTX_BCLK/ PAIFRX_BCLK/SAIF_BCLK cycle time	t _{BCY}		50			ns
PAIFTX_BCLK/ PAIFRX_BCLK/SAIF_BCLK pulse width high	t _{BCH}		20			ns
PAIFTX_BCLK/ PAIFRX_BCLK/SAIF_BCLK pulse width low	t _{BCL}		20			ns
PAIFTX_LRCLK/ PAIFRX_LRCLK/SAIF_BCLK set-up time to PAIFTX_BCLK/ PAIFRX_BCLK/SAIF_BCLK rising edge	t _{LRSU}		10			ns
PAIFTX_LRCLK/ PAIFRX_LRCLK/ SAIF_LRCLK hold time from PAIFTX_BCLK/ PAIFRX_BCLK/SAIF_BCLK rising edge	t _{LRH}		10			ns
DIN1/2/3/SAIF_DIN set-up time to PAIFRX_BCLK/ SAIF_BCLK rising edge	t _{DS}		10			ns
DIN1/2/3/SAIF_DIN hold time from PAIFRX_BCLK/SAIF_BCLK rising edge	t _{DH}		10			ns
DOUT/SAIF_DOUT propagation delay from PAIFTX_BCLK/SAIF_BCLK falling edge	t _{DD}		0		10	ns

Table 5 Digital Audio Data Timing - Slave Mode



CONTROL INTERFACE TIMING – 3-WIRE MODE




Figure 4 SPI Compatible Control Interface Input Timing

Test Conditions

AVDD, PVDD = 5V,DVDD = 3.3V, AGND, PGND,DGND = 0V, T_A = $+25^{\circ}$ C, fs = 48kHz, MCLK and ADCMCLK = 256fs unless otherwise stated

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
SCLK rising edge to CSB rising edge	tscs	60			ns
SCLK pulse cycle time	t _{SCY}	80			ns
SCLK duty cycle		40/60		60/40	ns
SDIN to SCLK set-up time	t _{DSU}	20			ns
SDIN hold time from SCLK rising edge	t _{DHO}	20			ns
SDO propagation delay from SCLK rising edge	t _{DL}			5	ns
CSB pulse width high	t _{CSH}	20			ns
CSB rising/falling to SCLK rising	t _{CSS}	20			ns
Pulse width of spikes that will be suppressed	t _{ps}	2		8	ns

Table 6 3-wire SPI Compatible Control Interface Input Timing Information

CONTROL INTERFACE TIMING – 2-WIRE MODE




Figure 5 Control Interface Timing – 2-Wire Serial Control Mode

Test Conditions

AVDD, PVDD = 5V,DVDD = 3.3V, AGND, PGND,DGND = 0V, T_A = $+25^{\circ}$ C, fs = 48kHz, MCLK and ADCMCLK = 256fs unless otherwise stated

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Program Register Input Information				•	
SCLK Frequency		0		526	kHz
SCLK Low Pulse-Width	t ₁	1.3			us
SCLK High Pulse-Width	t ₂	600			ns
Hold Time (Start Condition)	t ₃	600			ns
Setup Time (Start Condition)	t ₄	600			ns
Data Setup Time	t ₅	100			ns
SDIN, SCLK Rise Time	t ₆			300	ns
SDIN, SCLK Fall Time	t ₇			300	ns
Setup Time (Stop Condition)	t ₈	600			ns
Data Hold Time	t ₉			900	ns
Pulse width of spikes that will be suppressed	t _{ps}	0		5	ns

Table 7 2-Wire Control Interface Timing Information

DEVICE DESCRIPTION

INTRODUCTION

WM8580 is a complete mutli-channel CODEC with integrated S/PDIF transceiver. The device comprises three separate stereo DACs and a stereo ADC, in a single package, and controlled by either software or hardware interfaces.

The three stereo DAC outputs are ideal to implement a complete 5.1 channel surround system. Each DAC has its own digital volume control (adjustable in 0.5dB steps) with zero cross detection. With zero cross enabled, volume updates occur as a signal transitions through its zero point. This minimises audible clicks and 'zipper' noise as the gain values change.

Each stereo DAC has its own data input (DIN1/2/3) and shared word clock (PAIFRX_LRCLK), bit clock (PAIFRX_BCLK) and master clock (MCLK). The stereo ADC has data output (DOUT), word clock (PAIFTX_LRCLK), and bit clock (PAIFTX_BCLK). This allows the ADC to operate at a different sample rate to the DACs. In addition, a separate ADC master clock (ADCMCLK) can be used instead of MCLK for further flexibility.

There are two independent Digital Audio Interfaces, which may be configured to operate in either master or slave mode. In Slave mode, the LRCLKs and BCLKs are inputs. In Master mode, the LRCLKs and BCLKs are outputs.

The Audio Interfaces support Right Justified, Left Justified, I²S and DSP formats. Word lengths of 16, 20, 24 and 32 bits are available (with the exception of 32 bit Right Justified).

Operation using system clocks of 128fs, 192fs, 256fs, 384fs, 512fs, 768fs or 1152fs is provided. In Slave mode, selection between clock rates is automatically controlled. In master mode, the master clock to sample rate ratio is set by register control. Sample rates (fs) from less than 8ks/s up to 192ks/s are permitted providing the appropriate system clock is input.

The S/PDIF Transceiver is IEC-60958-3 compatible with 32k frames/s to 192k frames/s support. S/PDIF data can be input on one of four pins, and routed internally to the Audio Interfaces, DAC1, and S/PDIF transmitter. Error flags and status information can be read back over the serial interface, or output on GPO pins. The S/PDIF Transmitter can source data from the ADC, S/PDIF Receiver or Audio Interfaces. The Transceiver supports Consumer Mode Channel information, and transmitted Channel bits can be configured via register control.

The Digital Routing paths between all the interfaces can be configured by the user, as can the corresponding interface clocking schemes.

There are two PLLs, which can be independently configured to generate two system clocks for internal or external use.

The serial control interface is controlled by pins CSB, SCLK, and SDIN, which are 5V tolerant with TTL input thresholds, allowing the WM8580 to be used with DVDD = 3.3V and be controlled by a controller with 5V output. SDO allows status registers to be read back over the serial interface (SDO is not 5V tolerant).

The WM8580 may also be controlled in hardware mode, selected by the HWMODE pin. In hardware mode, limited control of internal functionality is available via the Multi-Function Pins (MFPs) and CSB, SCLK, SDIN and MUTE pins.



CONTROL INTERFACE OPERATION

Control of the WM8580 is implemented either in Hardware Control Mode or Software Control Mode. The method of control is determined by the state of the HWMODE pin. If the HWMODE pin is low, Software Control Mode is selected. If the HWMODE pin is high, Hardware Control Mode is selected. The Software Control Interface is described below and Hardware Control Mode is described on page 69

Software control is implemented with a 3-wire (3-wire write, 4-wire read, SPI compatible) or 2-wire (2-wire write, 3-wire read) serial interface.

The interface configuration is determined by the state of the SWMODE pin. If the SWMODE pin is low, the 2-wire configuration is selected. If SWMODE is high the 3-wire SPI compatible configuration is selected.

HWN	IODE	SWMODE		
0	1	0	1	
Software Control	Hardware Control	2-wire control	3-wire control	

Table 8 Hardware/Software Mode Setup

The control interface is 5V tolerant, meaning that the control interface input signals CSB, SCLK and SDIN may have an input high level of 5V while DVDD is 3V. Input thresholds are determined by DVDD.

3-WIRE (SPI COMPATIBLE) SERIAL CONTROL MODE WITH READ-BACK

SDIN is used to program data, SCLK is used to clock in the program data and CSB is used to latch the program data. SDIN is sampled on the rising edge of SCLK. The 3-wire interface write protocol is shown in Figure 6.




Figure 6 3-Wire SPI Compatible Interface

- 1. A[6:0] are Control Address Bits
- 2. D[8:0] are Control Data Bits
- 3. CSB is edge sensitive the data is latched on the rising edge of CSB.

REGISTER READ-BACK

The read-only status registers can be read back via the SDO pin. To enable readback the READEN control register bit must be set. The status registers can then be read using one of two methods, selected by the CONTREAD register bit.

With CONTREAD set, a single register can be read back simply by writing to any other register or a dummy register. The register to be readback is determined by the READMUX[2:0] bits. When a write to the device is done, the device will respond with the status byte set by the READMUX register bits in the last 8 bits of the write.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R52	2:0	READMUX	000	Determines which status register
READBACK		[2:0]		is to be read back:
34h				000 = Error Register
				001 = Channel Status Register 1
				010 = Channel Status Register 2
				011 = Channel Status Register 3
				100 = Channel Status Register 4
				101 = Channel Status Register 5
				110 = S/PDIF Status Register
	3	CONTREAD	0	Continuous Read Enable.
				0 = Continuous read-back mode disabled
				1 = Continuous read-back mode enabled
	4	READEN	0	Read-back mode enable.
				0 = read-back mode disabled
				1 = read-back mode enabled

Table 9 Read-back Control Register

The 3-wire interface readback protocol is shown below. Note that the SDO pin is tri-state unless CSB is held low; therefore CSB must be held low for the duration of the read.

READEN=1 & CONTREAD=1




Figure 7 3-Wire SPI Compatible Interface Continuous Readback

If CONTREAD is set to zero, the user can read back directly from the register by writing to the register address, to which the device will respond with data. The protocol for this system is shown in Figure 8 below.

READEN=1 & CONTREAD=0




Figure 8 3-Wire SPI Compatible Control Interface Non-Continuous Readback



2-WIRE SERIAL CONTROL MODE WITH READ-BACK

The WM8580 supports software control via a 2-wire (2-wire write, 3-wire read) serial bus. Many devices can be controlled by the same bus, and each device has a unique 7-bit address (see Table 10).

The controller indicates the start of data transfer with a high to low transition on SDIN while SCLK remains high. This indicates that a device address and data will follow. All devices on the 2-wire bus respond to the start condition and shift in the next eight bits on SDIN (7-bit address + Read/Write bit, MSB first). If the device address received matches the address of the WM8580, the WM8580 responds by pulling SDIN low on the next clock pulse (ACK). If the address is not recognised, the WM8580 returns to the idle condition and wait for a new start condition and valid address.

Once the WM8580 has acknowledged a correct address, the controller sends the first byte of control data (B15 to B8, i.e. the WM8580 register address plus the first bit of register data). The WM8580 then acknowledges the first data byte by pulling SDIN low for one clock pulse. The controller then sends the second byte of control data (B7 to B0, i.e. the remaining 8 bits of register data), and the WM8580 acknowledges again by pulling SDIN low.

The transfer of data is complete when there is a low to high transition on SDIN while SCLK is high. After receiving a complete address and data sequence the WM8580 returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e. SDIN changes while SCLK is high), the device jumps to the idle condition.




Figure 9 2-Wire Serial Control Interface

The WM8580 has two possible device addresses, which can be selected using the CSB pin.

CSB STATE	DEVICE ADDRESS IN 2- WIRE MODE		
Low or Unconnected	0011010		
High	0011011		

Table 10 2-Wire MPU Interface Address Selection

REGISTER READBACK

The WM8580 allows readback of certain registers in 2-wire mode, with data output on the SDO pin. As in 3-wire mode, there are two methods of reading back data: continuous and non-continuous readback. Continuous readback is set by writing to the Readback Control register (see Table 9) to set READEN and CONTREAD to 1, and to set the READMUX bits to select the register to be read back. The status of this register can then be readback using the protocol shown in Figure 10.

READ STATUS WORD (READEN=1 & CONTREAD=1)




Figure 10 2-Wire Continuous Readback

If CONTREAD is set to zero, the user can read back directly from the register by writing to the register address, to which the device will respond with data. The protocol for this system is shown in Figure 11.

READ STATUS WORD (READEN=1 & CONTREAD=0)




Figure 11 2-Wire Non-Continuous Readback

SOFTWARE REGISTER RESET

Writing to register R53 will cause a register reset, resetting all register bits to their default values. Note that the WM8580 is powered down by default so writing to this register will power down the device.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R53	8:0	RESET	n/a	Writing any data value to this register
RESET				will apply a reset to the device
35h				registers.

Table 11 Software Reset

DIGITAL AUDIO INTERFACES

Audio data is transferred to and from the WM8580 via the digital audio interfaces. There are two receive audio interfaces and two transmit audio interfaces. The digital routing options for these interfaces are described on page 21. Control of the audio interfaces is described below.

MASTER AND SLAVE MODES

The audio interfaces require both a left-right-clock (LRCLK) and a bit-clock (BCLK). These can be supplied externally (slave mode) or they can be generated internally (master mode). When in master mode, the BCLKs and LRCLKs for an interface are output on the corresponding BCLK and LRCLK pins. By default, all interfaces operate in slave mode, but can operate in master mode by setting the PAIFTXMS, PAIFRXMS and SAIFMS register bits. In Hardware Control Mode, the PAIF Transmitter can operate in master mode by setting the SDI pin.




Figure 12 Slave Mode




Figure 13 Master Mode

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R9	5	PAIFRX	0	PAIF Receiver Master/Slave Mode Select:
PAIF 1		MS		0 = Slave Mode
09h				1 = Master Mode
R10	5	PAIFTX	0	PAIF Transmitter Master/Slave Mode Select:
PAIF 2		MS		0 = Slave Mode
0Ah				1 = Master Mode
R11	5	SAIFMS	0	SAIF Master/Slave Mode Select:
SAIF 1				0 = Slave Mode
0Bh				1 = Master Mode

Table 12 Master Mode Registers

The frequency of a master mode LRCLK is dependant on system clock and the RATE register control bits. Table 13 shows the settings for common sample rates and system clock frequencies.

SAMPLING RATE		MCLK CLOCK FREQUENCY (MHZ)						
(LRCLK)	128fs	192fs	256fs	384fs	512fs	768fs	1152fs	
	RATE =000	RATE =001	RATE =010	RATE =011	RATE =100	RATE =101	RATE =110	
32kHz	4.096	6.144	8.192	12.288	16.384	24.576	36.864	
44.1kHz	5.6448	8.467	11.2896	16.9340	22.5792	33.8688	Unavailable	
48kHz	6.144	9.216	12.288	18.432	24.576	36.864	Unavailable	
96kHz	12.288	18.432	24.576	36.864	Unavailable	Unavailable	Unavailable	
192kHz	24.576	36.864	Unavailable	Unavailable	Unavailable	Unavailable	Unavailable	

Table 13 Master Mode MCLK / LRCLK Frequency Selection

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R9 PAIF 1 09h	2:0	PAIFRX_RATE [2:0]	010	Master Mode MCLK/LRCLK Ratio: 000 = 128fs
R10 PAIF 2 0Ah	2:0	PAIFTX_RATE [2:0]	010	001 = 192fs 010 = 256fs 011 = 384fs
R11 SAIF 1 0Bh	2:0	SAIF_RATE [2:0]	010	100 = 512fs 101 = 768fs 110 = 1152fs

Table 14 Master Mode RATE Registers



In master mode, the BCLKSEL register controls the number of BCLKs per LRCLK. If the MCLK:LRCLK ratio is 128fs or 192fs and BCLKSEL = 10, BCLKSEL is overwritten to be 128 BCLKs/LRCLK. Also, if BCLKSEL = 00, and LRCLK is 192fs or 1152fs, the generated BCLK has a mark-space ratio of 1:2.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R9	4:3	PAIFRX_BCLKSEL	00	Master Mode BCLK Rate:
PAIF 1		[1:0]		00 = 64 BCLKs/LRCLK
09h				01 = 128 BCLKs/LRCLK
R10	4:3	PAIFTX_BCLKSEL	00	10 = 256 BCLKs/LRCLK
PAIF 2		[1:0]		11 = BCLK = System Clock.
0Ah				
R11	4:3	SAIF_BCLKSEL	00	
SAIF 1		[1:0]		
0Bh				

Table 15 Master Mode BCLK Control

AUDIO DATA FORMATS

Five popular interface formats are supported:

- Left Justified mode
- Right Justified mode
- I²S mode
- DSP Mode A
- DSP Mode B

All five formats send the MSB first and support word lengths of 16, 20, 24 and 32 bits, with the exception of 32 bit right justified mode, which is not supported.

Audio Data for each stereo channel is time multiplexed with the interface's Left-Right-Clock (LRCLK), indicating whether the left or right channel is present. The LRCLK is also used as a timing reference to indicate the beginning or end of the data words.

In Left Justified, Right Justified and I²S modes, the minimum number of BCLKs per LRCLK period is 2 times the selected word length. LRCLK must be high for a minimum of BCLK periods equivalent to the audio word length, and low for minimum of the same number of BCLK periods. Any mark to space ratio on LRCLK is acceptable provided these requirements are met.

In DSP modes A and B, left and right channels must be time multiplexed and input on the input data line on the Audio Interface. For the PAIF Receiver, all three left/right DAC channels are multiplexed on DIN1 (assuming DAC_SEL = 00). LRCLK is used as a frame synchronisation signal to identify the MSB of the first word. The minimum number of BCLKs per LRCLK period is six times the selected word length. Any mark to space ratio is acceptable on LRCLK provided the rising edge is correctly positioned.

LEFT JUSTIFIED MODE

In Left Justified mode, the MSB of the input data is sampled by the WM8580 on the first rising edge of BCLK following a LRCLK transition. The MSB of the output data changes on the same falling edge of BCLK as LRCLK and may be sampled on the next rising edge of BCLK. LRCLK is high during the left samples and low during the right samples.






Figure 14 Left Justified Mode Timing Diagram

RIGHT JUSTIFIED MODE

In Right Justified mode, the LSB of input data is sampled on the rising edge of BCLK preceding a LRCLK transition. The LSB of the output data changes on the falling edge of BCLK preceding a LRCLK transition, and may be sampled on the next rising edge of BCLK. LRCLKs are high during the left samples and low during the right samples.




Figure 15 Right Justified Mode TIming Diagram

I2S MODE

In I²S mode, the MSB of DIN1/2/3 is sampled on the second rising edge of BCLK following a LRCLK transition. The MSB of the output data changes on the first falling edge of BCLK following an LRCLK transition, and may be sampled on the next rising edge of BCLK. LRCLKs are low during the left samples and high during the right samples.




Figure 16 I²S Mode Timing Diagram



DSP MODE A

In DSP Mode A, the MSB of Channel 1 left data is sampled on the second rising edge of BCLK following a LRCLK rising edge. Channel 1 right data then follows. For the PAIF Receiver, Channels 2 and 3 follow as shown in Figure 17.




Figure 17 DSP Mode A Timing Diagram - PAIF Receiver Input Data

For the SAIF receiver, only stereo information is processed.




Figure 18 DSP Mode A Timing Diagram - SAIF Receiver Input Data

The MSB of the left channel of the output data changes on the first falling edge of BCLK following a low to high LRCLK transition and may be sampled on the rising edge of BCLK. The right channel data is contiguous with the left channel data.




Figure 19 DSP Mode A Timing Diagram - PAIF/SAIF Transmitter Data



DSP MODE B

In DSP Mode B, the MSB of Channel 1 left data is sampled on the first BCLK rising edge following a LRCLK rising edge. Channel 1 right data then follows. For the PAIF Receiver, Channels 2 and 3 follow as shown in Figure 20.




Figure 20 DSP Mode B Timing Diagram - PAIF Receiver Input Data

For the SAIF Receiver, only stereo information is processed.




Figure 21 DSP Mode B Timing Diagram - SAIF Receiver Input Data

The MSB of the output data changes on the same falling edge of BCLK as the low to high LRCLK transition and may be sampled on the rising edge of BCLK. The right channel data is contiguous with the left channel data.




Figure 22 DSP Mode B Timing Diagram - PAIF/SAIF Transmitter Data



AUDIO INTERFACE CONTROL

The register bits controlling the audio interfaces are summarized below. Dynamically changing the audio data format may cause erroneous operation, and is not recommended.

Interface timing is such that the input data and LRCLK are sampled on the rising edge of the interface BCLK. Output data changes on the falling edge of the interface BCLK. By setting the appropriate bit clock polarity control register bits, e.g. PAIFRXBCP, the polarity of BCLK may be reversed, allowing input data and LRCLK to be sampled on the falling edge of BCLK. Setting the bit clock polarity register for a transmit interface results in output data changing on the rising edge of BCLK.

Similarly, the polarity of left/right clocks can be reversed by setting the appropriate left right polarity bits, e.g. PAIFRXLRP.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R12 PAIF 3	1:0	PAIFRXFMT [1:0]	10	PAIF Receiver Audio Data Format Select
0Ch				11: DSP Format
				10: I ² S Format
				01: Left justified
				00: Right justified
	3:2	PAIFRXWL [1:0]	10	PAIF Receiver Audio Data Word Length
				11: 32 bits (see Note 1/2)
				10: 24 bits
				01: 20 bits
				00: 16 bits
	4	PAIFRXLRP	0	In LJ/RJ/I ² S modes
				0 = LRCLK not inverted
				1 = LRCLK inverted
				In DSP Format:
				0 = DSP Mode A
				1 = DSP Mode B
	5	PAIFRXBCP	0	PAIF Receiver BCLK polarity
				0 = BCLK not inverted
				1 = BCLK inverted
R13 PAIF 4	1:0	PAIFTXFMT [1:0]	10	PAIF Transmitter Audio Data Format Select
0Dh				11: DSP Format
				10: I ² S Format
				01: Left justified
				00: Right justified
	3:2	PAIFTXWL [1:0]	10	PAIF Transmitter Audio Data Word Length
				11: 32 bits (see Note 1/2)
				10: 24 bits
				01: 20 bits
				00: 16 bits
	4	PAIFTXLRP	0	In LJ/RJ/I ² S modes
				0 = LRCLK not inverted
				1 = LRCLK inverted
				In DSP Format:
				0 = DSP Mode A
				1 = DSP Mode B



WM8580

	5	PAIFTXBCP	0	PAIF Receiver BCLK polarity
				0 = BCLK not inverted
				1 = BCLK inverted
R14	1:0	SAIFFMT	10	SAIF Audio Data Format Select
SAIF 2		[1:0]		11: DSP Format
0Eh				10: I ² S Format
				01: Left justified
				00: Right justified
	3:2	SAIFWL	10	SAIF Audio Data Word Length
		[1:0]		11: 32 bits (see Note 1/2)
				10: 24 bits
				01: 20 bits
				00: 16 bits
	4	SAIFLRP	0	In LJ/RJ/I ² S modes
				0 = LRCLK not inverted
				1 = LRCLK inverted
				In DSP Format:
				0 = DSP Mode A
				1 = DSP Mode B
	5	SAIFBCP	0	SAIF BCLK polarity
				0 = BCLK not inverted
				1 = BCLK inverted
	6	SAIF_EN	0	SAIF Enable
				0 = SAIF disabled
				1 = SAIF enabled

Table 16 Audio Interface Control

Notes

 Right Justified mode does not support 32-bit data. If word length xAIFxxWL=11b in Right Justified mode, the word length is forced to 24 bits.

In all modes, the data is signed 2's complement. The digital filters internal signal paths process 24-bit data. If the device is programmed to receive 16 or 20 bit data, the device pads the unused LSBs with zeros. If the device is programmed into 32 bit mode, the 8 LSBs are ignored.

 In 24 bit I²S mode, any data width of 24 bits or less is supported provided that LRCLK is high for a minimum of 24 BCLK cycles and low for a minimum of 24 BCLK cycles. If exactly 32 bit clocks occur in one full left/right clock period the interface will auto detect and configure a 16 bit data word length.

DAC FEATURES

DAC INPUT CONTROL

The Primary Audio Interface Receiver has a separate input pin for each stereo DAC. Any input pin can be routed to any DAC using the DACSEL register bits.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R15	1:0	DAC1SEL	00	DAC digital input select
DAC CONTROL 1		[1:0]		00 = DAC takes data from DIN1
0Fh	3:2	DAC2SEL	01	01 = DAC takes data from DIN2
		[1:0]		10 = DAC takes data from DIN3
	5:4	DAC3SEL	10	
		[1:0]		

Table 17 DAC Input Select Register

DAC OVERSAMPLING CONTROL

For sampling clock ratios of 256fs to 1152fs the DACs should be programmed to operate at 128 times oversampling rate. For sampling clock ratios of 128fs and 192fs, the DACs must be programmed to operate at 64 times oversampling rate. The DACOSR register bit selects between 128x and 64x oversampling.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R12	6	DACOSR	0	DAC Oversampling Rate Control
PAIF 3				0= 128x oversampling
0Ch				1= 64x oversampling

Table 18 DAC Oversampling Register



DAC OUTPUT CONTROL

The DAC output control word determines how the left and right inputs to the audio interface are applied to the left and right DACs:

REGISTER ADDRESS	BIT	LABEL	DEFAULT	[DESCRIPTIO	N
R16	3:0	PL[3:0]	1001	PL[3:0]	Left O/P	Right O/P
DAC CONTROL 2				0000	Mute	Mute
10h				0001	Left	Mute
				0010	Right	Mute
				0011	(L+R)/2	Mute
				0100	Mute	Left
				0101	Left	Left
				0110	Right	Left
				0111	(L+R)/2	Left
				1000	Mute	Right
				1001	Left	Right
				1010	Right	Right
				1011	(L+R)/2	Right
				1100	Mute	(L+R)/2
				1101	Left	(L+R)/2
				1110	Right	(L+R)/2
				1111	(L+R)/2	(L+R)/2

Table 19 DAC Attenuation Register (PL)

ZERO FLAG OUTPUT

Each DAC channel has a "zero detect circuit" which detects when 1024 consecutive zero samples have been input. Should both channels of a DAC indicate a zero-detect (or if either DACPD or DMUTE is set for that DAC), then the Zero Flag for that DAC is asserted. The DZFM register bits determine which Zero Flag is visible on the MUTE and GPO pins.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R16	6:4	DZFM[2:0]	000	Selects the source for ZFLAG
DAC CONTROL 2				000 - All DACs Zero Flag
10h				001 - DAC1 Zero Flag
				010 - DAC2 Zero Flag
				011 - DAC3 Zero Flag
				100 - ZFLAG = 0
				101 - ZFLAG = 0
				110 - ZFLAG = 0
				111 - ZFLAG = 0

Table 20 DZFM Register



INFINITE ZERO DETECT

Setting the IZD register bit will enable the internal Infinite Zero Detect function:

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R16 DAC CONTROL 2	7	IZD	0	Infinite zero detection circuit control and automute control
10h				0 = Infinite zero detect automute disabled
				1 = Infinite zero detect automute enabled

Table 21 IZD Register

With IZD enabled, applying 1024 consecutive zero input samples to a stereo input channel on any DAC will cause that stereo channel output to be muted. Mute will be removed as soon as either of those stereo channels receives a non-zero input.

DAC DIGITAL VOLUME CONTROL

The DAC volume may also be adjusted in the digital domain using independent digital attenuation control registers

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R20 DIGITAL	7:0	LDA1[7:0]	11111111 (0dB)	Digital Attenuation control for DAC1 Left Channel (DACL1) in 0.5dB steps. See Table 23
ATTENUATION DACL 1 14h	8	UPDATE	Not latched	Controls simultaneous update of all Attenuation Latches 0 = Store LDA1 in intermediate latch (no change to output) 1 = Apply LDA1 and update attenuation on all channels
R21 DIGITAL	7:0	RDA1[6:0]	11111111 (0dB)	Digital Attenuation control for DAC1 Right Channel (DACR1) in 0.5dB steps. See Table 23
ATTENUATION DACR 1 15h	8	UPDATE	Not latched	Controls simultaneous update of all Attenuation Latches 0 = Store RDA1 in intermediate latch (no change to output) 1 = Apply RDA1 and update attenuation on all channels.
R22 DIGITAL ATTENUATION	7:0	LDA2[7:0]	11111111 (0dB)	Digital Attenuation control for DAC2 Left Channel (DACL2) in 0.5dB steps. See Table 23
DACL 2	8	UPDATE	Not latched	Controls simultaneous update of all Attenuation Latches 0 = Store LDA2 in intermediate latch (no change to output) 1 = Apply LDA2 and update attenuation on all channels.
R23 DIGITAL	7:0	RDA2[7:0]	11111111 (0dB)	Digital Attenuation control for DAC2 Right Channel (DACR2) in 0.5dB steps. See Table 23
DACR 2	8	UPDATE	Not latched	Controls simultaneous update of all Attenuation Latches 0 = Store RDA2 in intermediate latch (no change to output) 1 = Apply RDA2 and update attenuation on all channels.
R24 DIGITAL	7:0	LDA3[7:0]	11111111 (0dB)	Digital Attenuation control for DAC3 Left Channel (DACL3) in 0.5dB steps. See Table 23
ATTENUATION DACL3 18h	8	UPDATE	Not latched	Controls simultaneous update of all Attenuation Latches 0 = Store LDA3 in intermediate latch (no change to output) 1 = Apply LDA3 and update attenuation on all channels.
R25 DIGITAL	7:0	RDA3[7:0]	11111111 (0dB)	Digital Attenuation control for DAC3 Right Channel (DACR3) in 0.5dB steps. See Table 23
ATTENUATION DACR3 19h	8	UPDATE	Not latched	Controls simultaneous update of all Attenuation Latches 0 = Store RDA3 in intermediate latch (no change to output) 1 = Apply RDA3 and update attenuation on all channels.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R28 MASTER	7:0	MASTDA[7:0]	11111111 (0dB)	Digital Attenuation control for all DAC channels in 0.5dB steps. See Table 23
DIGITAL ATTENUATION 1Ch	8	UPDATE	Not latched	Controls simultaneous update of all Attenuation Latches 0 = Store gain in intermediate latch (no change to output) 1 = Apply gain and update attenuation on all channels.

Table 22 Digital Attenuation Registers

Note: The volume update circuit of the WM8580 has two sets of registers; LDAx and RDAx. These can be accessed individually, or simultaneously by writing to MASTDA - Master Digital Attenuation. Writing to MASTDA will overwrite the contents of LDAx and RDAx.

L/RDAx[7:0]	GAIN LEVEL
00(hex)	-∞ dB (mute)
01(hex)	-127.5dB
:	:
:	:
:	:
FE(hex)	-0.5dB
FF(hex)	0dB

Table 23 Digital Volume Control Gain Levels

Setting the DACATC register bit causes the left channel attenuation settings to be applied to both left and right channel DACs from the next audio input sample. No update to the attenuation registers is required for DACATC to take effect.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R19	6	DACATC	0	Attenuator Control
DAC CONTROL 5 13h				0 = All DACs use attenuations as programmed.
				1 = Right channel DACs use corresponding left DAC attenuations

Table 24 DAC Attenuation Register (DACATC)

The digital volume control also incorporates a zero cross detect circuit which detects a transition through the zero point before updating the digital volume control with the new volume. This mechanism helps prevents pops and clicks during volume transitions, and is enabled by control bit DZCEN.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R19	5	DZCEN	0	DAC Digital Volume Zero Cross
DAC CONTROL 5				Enable
13h				0 = Zero Cross detect disabled
				1 = Zero Cross detect enabled

Table 25 Digital Zero Cross Register



MUTE MODES

The WM8580 has individual mutes for each of the three DAC channels. Setting DMUTE for a channel will apply a 'soft-mute' to the input of the digital filters for that channel. DMUTE[0] mutes DAC1 channel, DMUTE[1] mutes DAC2 channel and DMUTE[2] mutes DAC3 channel. Setting the MUTEALL register bit will apply a 'soft-mute' to the input of all the DAC digital filters.

The MUTE pin can also be used to apply soft-mute to the DAC selected by the DZFM register bits. However, if the MPDENB register bit is set, the MUTE pin will activate a soft-mute for all DACs.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R19 DAC CONTROL 5	2:0	DMUTE[2:0]	000	DAC channel soft mute enables:
13h				DMUTE[0] = 1, enable soft- mute on DAC1.
				DMUTE[1] = 1, enable soft- mute on DAC2.
				DMUTE[2] = 1, enable soft- mute on DAC3.
	4	MUTEALL	0	DAC channel master soft mute. Mutes all DAC channels:
				0 = disable soft-mute on all DACs.
				1 = enable soft-mute on all DACs.
	7	MPDENB	0	MUTE pin decode enable:
				0 = MUTE activates soft-mute on DAC selected by DZFM
				1 = MUTE activates softmute on all DACs

Table 26 Mute Registers




Figure 23 Application and Release of Mute



Figure 23 shows the application and release of MUTE whilst a full amplitude sinusoid is being played at 48kHz sampling rate. When MUTE (lower trace) is asserted, the output (upper trace) begins to decay exponentially from the DC level of the last input sample. The output will decay towards V_{MID} with a time constant of approximately 64 input samples. If MUTE is applied to all channels for 1024 or more input samples the DAC will be muted if IZD is set. When MUTE is de-asserted, the output will restart immediately from the current input sample.

All other means of muting the DAC channels will cause a much more abrupt muting of the output.

DE-EMPHASIS MODE

A digital de-emphasis filter may be applied to each DAC channel. The de-emphasis filter for each stereo channel is enabled under the control of DEEMP[2:0]. DEEMP[0] enables the de-emphasis filter for DAC 1, DEEMP[1] enables the de-emphasis filter for DAC 2, and DEEMP[2] enables the de-emphasis filter for DAC 3.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R17	2:0	DEEMP[2:0]	000	De-emphasis mode select:
DAC CONTROL 3				DEEMP[0] = 1, enable De- emphasis on DAC1.
				DEEMP[1] = 1, enable Deemphasis on DAC2.
				DEEMP[2] = 1, enable De- emphasis on DAC3.
	4	DEEMPALL	0	0 = De-emphasis controlled by DEEMP[2:0]
				1 = De-emphasis enabled on all DACs

Table 27 De-emphasis Register

Refer to Figure 40, Figure 41, Figure 42, Figure 43, Figure 44 and Figure 45 for details of the De-Emphasis modes at different sample rates.

DAC OUTPUT PHASE

The DAC Phase control word determines whether the output of each DAC is non-inverted or inverted

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R18	5:0	PHASE	111111	Controls phase of DAC outputs
DAC CONTROL 4		[5:0]		0 = non-inverted
12h				1 = inverted
				PHASE[0] = 1 inverts phase of DAC1L output
				PHASE[1] = 1 inverts phase of DAC1R output
				PHASE[2] = 1 inverts phase of DAC2L output
				PHASE[3] = 1 inverts phase of DAC2R output
				PHASE[4] = 1 inverts phase of DAC3L output
				PHASE[5] = 1 inverts phase of DAC3R output

Table 28 DAC Output Phase Register



ADC FEATURES

ADC HIGH-PASS FILTER DISABLE

The ADC digital filters incorporate a digital high-pass filter. By default, this is enabled but can be disabled by setting the ADCHPD register bit to 1. This allows the input to the ADC to be DC coupled.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R29	4	ADCHPD	0	ADC high-pass filter disable
ADC CONTROL 1				0 = high-pass filter enabled
1Dh				1 = high-pass filter disabled

Table 29 ADC Functions Register

ADC OVERSAMPLING RATE SELECT

The internal ADC signal processing operates at an oversampling rate of 128fs for all MCLK:LRCLK ratios. The exception to this is for operation with a 128fs or 192fs master clock, where the internal oversampling rate of the ADC is 64fs.

For ADC operation at 96kHz in 256fs or 384fs mode it is recommended that the user set the ADCOSR bit. This changes the ADC signal processing oversampling rate from 128fs to 64fs. Similarly, for ADC operation at 192kHz in 128fs or 192fs mode it is recommended that the user set the ADCOSR bit to change the oversampling rate from 64fs to 32fs.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R29	3	ADCOSR	0	ADC oversample rate select
ADC CONTROL 1				0 = 128/64x oversampling
1Dh				1 = 64/32x oversampling

Table 30 ADC Functions Register

ADC MUTE

As with the DAC, each ADC channel also has a mute control bit, which mutes the inputs to the ADC.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R29	0	AMUTEL	0	ADC Mute select
ADC CONTROL 1				0 : Normal Operation
1Dh				1: mute ADC left
	1	AMUTER	0	ADC Mute select
				0 : Normal Operation
				1: mute ADC right
	2	AMUTEALL	0	ADC Mute select
				0 : Normal Operation
				1: mute both ADC channels

Table 31 ADC Mute Register



DIGITAL ROUTING OPTIONS

The WM8580 has extremely flexible digital interface routing options, which are illustrated in Figure 24. It has S/PDIF Receiver, S/PDIF Transmitter, 3 Stereo DACs, a Stereo ADC, a Primary Audio Interface and a Secondary Audio Interface.

Each DAC has its own digital input pin DIN1/2/3. Internal multiplexers in the Primary Audio Interface Receiver allow the data received on any DIN pin to be routed to any DAC. Any DIN pin routed to DAC1 can also be routed to the S/PDIF transmitter and Secondary Audio Interface Transmitter. DAC1 may also be used to convert received S/PDIF data, or data received from the Secondary Audio Interface. DACs 2-3 take data only from the Primary Audio Interface. The Audio Interfaces can also output ADC data or received S/PDIF data.

The S/PDIF transmitter can output S/PDIF received data, ADC data, or data from either Audio Interface.




Figure 24 Digital Routing

The registers described below configure the digital routing options.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R12	8:7	DAC_SRC	11	DAC1 Source:
PAIF 3		[1:0]		00 = S/PDIF received data.
0Ch				10 = SAIF Receiver data
				11 = PAIF Receiver data
				Note: When DAC_SRC = 00, DAC2/3 may be turned off, depending on RX2DAC_MODE.
R13 PAIF 4	8:7	PAIFTX_SRC [1:0]	01	Primary Audio Interface Transmitter Source:
0Dh				00 = S/PDIF received data.
				01 = ADC digital output data.
				10 = SAIF Receiver data
R14 SAIF 2	8:7	SAIFTX_SRC [1:0]	00	Secondary Audio Interface Transmitter Source:
0Eh				00 = S/PDIF received data.
				01 = ADC digital output data.
				11 = PAIF Receiver data
R30	1:0	TXSRC	00	S/PDIF Transmitter Data Source.
SPDTXCHAN 0 1Eh		[1:0]		00 = S/PDIF received data(see REAL_THROUGH)
				01 = ADC digital output data.
				10 = SAIF Receiver data
				11 = PAIF Receiver data
	3	REAL_	0	S/PDIF Through Mode Control
		THROUGH		0 = SPDIFOP pin sources output of S/PDIF Transmitter
				1 = SPDIFOP pins sources output of S/PDIF IN Mux

Table 32 Interface Source Select Registers



CLOCK SELECTION

To accompany the flexible digital routing options, the WM8580 offers a clock configuration scheme for each interface. The user can choose the interface clock from MCLK, ADCMCLK, PLLACLK or PLLBCLK. For some interfaces, the rate can be controlled either by external LRCLK (slave mode), internal LRCLK (master mode) or by control register. The available options are described below.

DAC INTERFACE

The DAC_CLKSEL register selects the DAC clock source from MCLK, PLLACLK or PLLBCLK. If the digital routing has been set such that DAC1 is sourcing the S/PDIF Receiver, then PLLACLK is automatically selected, and DACs 2/3 are powered down by default.

With RX2DAC_MODE set, DAC1 sources the S/PDIF receiver and DACs 2/3 source the PAIF (and hence are not powered down). The PAIFRX_LRCLK determines the sampling rate, so the S/PDIF sampling rate must be synchronised with PAIF_LRCLK. Also, use of the S/PDIF receiver means that PLLACLK and PLLBCLK are not available, and the MCLK applied to the DACs must be at a standard audio rate.

The rate at which the DACs operate is determined by the DAC Rate module, divided down from the MCLK signal. It calculates the rate based on the digital routing setup, and selects between 128/192/256/384/512/768/1152fs. When sourcing from the PAIF Receiver, PAIFRX_LRCLK (internal or external) is used in the rate calculation. When sourcing from the SAIF Receiver, SAIF_LRCLK (internal or external) is used in the rate calculation. When DAC1 is sourcing directly from the S/PDIF receiver, the sub-fram clock, SFRM_CLK, is used in the rate calculation. However this can be changed by setting the RX2DAC_MODE register bit, allowing the PAIF_LRCLK to determine the sampling rate.




Figure 25 DAC Clock Selection

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R8 CLKSEL 08h	1:0	DAC_CLKSEL	00	DAC clock source 00 = MCLK pin 01 = PLLACLK 10 = PLLBCLK 11 = MCLK pin
R15 DAC CONTROL 1 0Fh	8	RX2DAC_MODE	0	DAC oversampling rate and power down control (only valid when DAC_SRC = 00, DAC1 data sourced from S/PDIF receiver) 0 = SFRM_CLK determines oversampling rate, DACs 2/3 powered down 1 = PAIFRX_LRCLK determines oversampling rate, DACs 2/3 source PAIF Receiver

Table 33 DAC Clock Control



ADC INTERFACE

The ADC_CLKSEL register selects the ADC clock source from ADCMCLK, PLLACLK, PLLBCLK, or MCLK. However, if the S/PDIF receiver is active, PLLACLK and PLLBCLK are invalid for ADC operation, so the choice is limited to ADCMCLK (default) or MCLK.

The rate that the ADC operates at is determined by the ADC Rate module. It calculates the rate based on the digital routing setup. If the ADC is sourced by the PAIF Transmitter, PAIFTX_LRCLK is used in the rate calculation. If the ADC is sourced by the SAIF Transmitter (and PAIF Transmitter has another source), SAIF_LRCLK is used in the rate calculation. If the S/PDIF Transmitter (only) is sourcing the ADC, then the rate is set by the ADC_RATE register bits.




Figure 26 ADC Clock Selection

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R8	3:2	ADC_CLKSEL	00	ADC clock source
CLKSEL				00 = ADCMCLK pin
08h				01 = PLLACLK
				10 = PLLBCLK
				11 = MCLK pin
R29 ADC CONTROL 1	7:5	ADCRATE[2:0]	010	ADC Rate Control (only used when the S/PDIF Transmitter is the only interface sourcing the ADC)
1Dh				000 = 128fs
				001 = 192fs
				010 = 256fs
				011 = 384fs
				100 = 512fs
				101 = 768fs
				110 = 1152fs

Table 34 ADC Clock Control

S/PDIF INTERFACES

The TX_CLKSEL register selects the clock for the S/PDIF Transmitter from ADCMCLK, PLLACLK, PLLBCLK, or MCLK. The S/PDIF Receiver only uses PLLACLK, but both PLLACLK and PLLBCLK are unavailable in user mode when the S/PDIF receiver is active. If the digital routing has been configured such that the S/PDIF Transmitter is sourcing the S/PDIF Receiver, then PLLACLK is automatically selected.

The rate at which the S/PDIF Transmitter operates at is determined by the S/PDIF Transmitter Rate module. It calculates the rate based on the digital routing setup. When sourcing from the S/PDIF Receiver (default), the SFRM_CLK is used in the rate calculation. When sourcing from the PAIF Receiver, PAIFRX_LRCLK is used in the rate calculation. When sourcing from the SAIF Receiver, SAIFRX_LRCLK is used in the rate calculation. When sourcing the ADC, the rate is determined by either the PAIFTX_LRCLK (if the PAIF Transmitter also sources the ADC) or the ADC_RATE register.




Figure 27 S/PDIF Clock Selection

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R8 CLKSEL 08h	5:4	TX_CLKSEL	01	S/PDIF Transmitter clock source 00 = ADCMCLK pin 01 = PLLACLK 10 = PLLBCLK 11 = MCLK pin

Table 35 S/PDIF Transmitter Clock Control

PRIMARY AUDIO INTERFACE RECEIVER (PAIF RX)

The PAIF Receiver requires a left-right-clock (LRCLK) and a bit-clock (BCLK). These can be supplied externally (slave mode) or they can be generated internally by the WM8580 (master mode). The master mode LRCLK/BCLK are created by the Master Mode Clock Gen module. The control of this module is described on page 21. The clock supplied to this module is selected by the PAIFRXMS_CLKSEL register bits and can be MCLK, PLLACLK, or PLLBCLK.




Figure 28 PAIF Receiver Clock Selection

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R9	7:6	PAIFRXMS_	00	PAIF Receiver Master Mode clock
PAIF 1		CLKSEL		source
09h				00 = MCLK pin
				01 = PLLACLK
				10 = PLLBCLK
				11 = MCLK pin

Table 36 PAIF Receiver Master Mode Clock Control

PRIMARY AUDIO INTERFACE TRANSMITTER (PAIF TX)

The PAIF Transmitter requires a left-right-clock (LRCLK) and a bit-clock (BCLK). These can be supplied externally (slave mode) or they can be generated internally by the WM8580 (master mode). The master mode LRCLK/BCLK are created by the Master Mode Clock Generator module. The control of this module is described on page 21.

The clock supplied to this module can be ADCMCLK, PLLACLK, or MCLK and is selected by the internal signal <code>paiftxms_clksel</code>. If the PAIF Transmitter is sourcing the S/PDIF Receiver, it is recommended that the interface operate in master mode. For this path, <code>paiftxms_clksel</code> selects PLLACLK. For all other digital routing options, <code>paiftxms_clksel</code> selects whichever clock the <code>adc_clk</code> is using.

If in slave mode, and adc_clk is set to be MCLK, then the PAIFRX_BCLK is used as the BCLK for the PAIF Transmitter.




Figure 29 PAIF Transmitter Clock Selection

SECONDARY AUDIO INTERFACES (SAIF RX & SAIF TX)

The Transmit and Receive sides of the Secondary Audio Interface share a common LRCLK and a common BCLK. These can be supplied externally (slave mode) or they can be generated internally by the WM8580 (master mode). The master mode LRCLK/BCLK are created by the Master Mode Clock Gen module. The control of this module is described on page 21.

The clock supplied to this module can be ADCMCLK, PLLACLK, or MCLK and is selected using the SAIFMS_CLKSEL register. If the digital routing has been configured such that the SAIF Transmitter is sourcing the S/PDIF Receiver, then PLLACLK is automatically selected, and it is recommended that the interface operate in master mode. However, if the SAIF Transmitter sources something other than the S/PDIF Receiver, and the S/PDIF Receiver is powered up, the PLLACLK and PLLBCLK are invalid for SAIF operation, so the choice is limited to ADCMCLK (default) or MCLK.




Figure 30 SAIF Clock Selection

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R11	7:6	SAIFMS_	11	SAIF Master Mode clock source
SAIF 1		CLKSEL		00 = ADCMCLK pin
0Bh				01 = PLLACLK
				10 = PLLBCLK
				11 = MCLK pin

Table 37 SAIF Master Mode Clock Control

PHASE-LOCKED LOOPS AND S/PDIF CLOCKING (SOFTWARE MODE)

The WM8580 is equipped with two independent phase-locked loop clock generators and a comprehensive clocking scheme which provides maximum flexibility and function and many configurable routing possibilities for the user in software mode. An overview of the software mode clocking scheme is shown in Figure 31.




Figure 31 PLL and Clock Select Circuit

OSCILLATOR

The function of the oscillator is to generate the OSCCLK oscillator clock signal. This signal may be used as:

- The clock source for the PLLs.
- A selectable clock source for the MCLK pin, when the pin is configured as an output.
- A selectable clock source for the CLKOUT pin, when enabled.

Whenever the PLLs or the S/PDIF receiver is enabled, the OSCCLK signal must be present to enable the PLLs to generate the necessary clock signals.

The oscillator uses a Pierce type oscillator drive circuit. This circuit requires an external crystal and appropriate external loading capacitors. The oscillator circuit contains a bias generator within the WM8580 and hence an external bias resistor is not required. Crystal frequencies between 10 and 14.4MHz or 16.28MHz and 27MHz can be used in software mode. In this case the oscillator XOUT must be powered up using the OSCPD bit. The recommended circuit is shown in the recommended components diagram, please refer to Figure 50.

Alternatively, an external CMOS compatible clock signal can be applied to the XIN pin in the absence of a crystal. This is not recommended when using the PLL as the PLL requires a jitter-free OSCCLK signal for optimum performance. In this case the oscillator XOUT can be powered down using the OSCPD bit.

The oscillator XOUT pin has one control bit as shown in Table 38.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R51	0	OSCPD	0	Oscillator XOUT Power Down
PWRDN 2				0 = Power Up XOUT (crystal mode)
33h				1 = Power Down XOUT (CMOS
				clock input mode)

Table 38 Oscillator Control

PHASE-LOCKED LOOP (PLL)

The WM8580 has two on-chip phase-locked loop (PLL) circuits which can be used to synthesise two independent clock signals (PLLACLK and PLLBCLK) from the external oscillator clock. The PLLs can be used to:

- Generate clocks necessary for the S/PDIF receiver to lock on to and recover S/PDIF data from an incoming S/PDIF data stream.
- Generate clocks which may be used to drive the MCLK and/or CLKOUT pins.
- Generate clocks which may be used by the S/PDIF transmitter to encode and transmit a S/PDIF data stream
- Generate clocks which may be used as the master clock source for the the ADC and DACs.
- Generate clocks which may be used by the master mode clock generator to generate the BCLK and LRCLK signals for the digital audio interfaces.

The PLLs can be enabled or disabled using the register bits shown in Table 39.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R51	1	PLLAPD	1	PLL Power Down Control
PWRDN 2	2	PLLBPD	1	0 = Power Up PLL
33h				1 = Power Down PLL

Table 39 PLL Power Down Control

The PLLs have two modes of operation:

• PLL S/PDIF Receive Mode (Selected if S/PDIF Receiver Enabled)

In S/PDIF receive mode, PLLA is automatically controlled by the S/PDIF receiver to allow the receiver to use PLLA to track and lock on to the incoming S/PDIF data stream. In this case, CLK1 is automatically maintained at a constant frequency of 256fs relative to the sample rate of the recovered S/PDIF stream. PLLB must be configured to produce CLK2, a specific reference clock for the S/PDIF receiver.

PLLACLK may be used as a 256fs or 128fs (selectable – refer to Table 44) master clock source when in S/PDIF receiver mode. PLLBCLK is not available and must not be selected as the clock source for any internal function when the S/PDIF receiver is enabled.

If the sample frequency of the incoming stream is changed and PLLA is forced to unlock in order to track to the new sample frequency, the PLLACLK signal will be stopped until the S/PDIF receiver has locked to the incoming stream at the new sample frequency. If the incoming S/PDIF stream stops, the PLLA_ N and PLLA_K values will be frozen and the PLLACLK will continue at the frequency set by the last recovered S/PDIF stream.

Refer to Table 40 and Table 42 for details of the registers available for configuration in this mode. Refer to the S/PDIF Receive Mode Clocking section on page 50 for full details.



PLL User Mode (Selected if S/PDIF Receiver Disabled)

In user mode, the user has full control over the function and operation of both PLLA and PLLB. In this mode, the user can accurately specify the PLL N and K multiplier values and the pre and post-scale divider values and can hence fully control the generated clock frequencies.

Refer to Table 40 and Table 42 for details of the registers available for configuration in this mode.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R0 PLLA 1/ DEVID1	8:0	PLLA_K[8:0]	100100001	Fractional (K) part of PLLA frequency ratio (R). Value K is one 22-digit binary number spread over registers R0,
00h				R1 and R2 as shown.
R1 PLLA 2/ DEVID2	7:0	PLLA_K[17:9]	101111101	TYT and TV2 as shown.
01h				
R2	3:0	PLLA_K[21:18]	1101	
PLLA 3/ DEVREV 02h	7:4	PLLA_N[3:0]	0111	Integer (N) part of PLLA frequency ratio (R). Use values in the range 5 PLLA_N 13 as close as possible to 8
R4 PLLB 1 04h	8:0	PLLB_K[8:0]	100100001	Fractional (K) part of PLLB frequency ratio (R). Value K is one 22-digit binary
R5 PLLB 2	8:0	PLLB_K[17:9]	101111110	number spread over registers R4, R5 and R6 as shown.
05h				Note: PLLB_K must be set to specific values when the S/PDIF
R6 PLLB 3 06h	3:0	PLLB_K[21:18]	1101	receiver is used. Refer to S/PDIF Receive Mode Clocking section for details.
	7:4	PLL_N[3:0]	0111	Integer (N) part of PLLB frequency ratio (R).
				Use values in the range 5 PLLB_N 13 as close as possible to 8
				Note: PLLB_N must be set to specific values when the S/PDIF receiver is used. Refer to S/PDIF Receive Mode Clocking section for details.

Table 40 User Mode PLL_K and PLL_N Multiplier Control

Parameter	PLL User Mode	PLL S/PDIF Receiver Mode
PRESCALE_A	Manual	Write PRESCALE_B Value
PRESCALE_B	Manual	Configure Specified PLLB Frequency
PLLA_N	Manual	Automatically Controlled
PLLA_K	Manual	Automatically Controlled
PLLB_N	Manual	Configure Specified PLLB Frequency
PLLB_K	Manual	Configure Specified PLLB Frequency
FREQMODE_A	Manual	Automatically Controlled
FREQMODE_B	Manual	Not Used
POSTSCALE_A	Manual	256fs/128fs PLLACLK Select
POSTSCALE_B	Manual	Not Used

Table 41 PLL Control Register Function in PLL User and PLL S/PDIF Receiver Modes



PLL CONFIGURATION

The PLLs perform a configurable frequency multiplication of the input clock signal (f_1). The multiplication factor of the PLL (denoted by 'R') is variable and is defined by the relationship: $R = (f_2 \div f_1)$.

The multiplication factor for each PLL is set using register bits PLLx_N and PLLx_K (refer to Table 40). The multiplication effect of both the N and K multipliers are additive (i.e. if N is configured to provide a multiplication factor of 8 and K is configured to provide a multiplication factor of 0.192, the overall multiplication factor is 8 + 0.192 = 8.192).

In order to choose and configure the correct values for PLLx_N and PLLx_K, multiplication factor R must first be calculated. Once value R is calculated, the value of PLLx_N is the integer (whole number) value of R, ignoring all digits to the right of the decimal point. For example, if R is calculated to be 8.196523, PLL_N is simply 8.

Once PLLx_N is calculated, the PLLx_K value is simply the integer value of $(2^{22} \text{ (R-PLLx_N)})$. For example, if R is 8.196523 and PLLx_N is 8, PLLx_K is therefore $(2^{22} \text{ (8.196523-8)})$, which is 824277 (ignoring all digits to the right of the decimal point).

Note: the PLLs are designed to operate with best performance (shortest lock time and optimum stability) when f_2 is between 90 and 100MHz and PLLx_N is 8. However, acceptable PLLx_N values lie in the range 5 PLLx_N 13.

Each PLL has an output divider to allow the f_2 clock signal to be divided to a frequency suitable for use as the source for the MCLK and CLKOUT outputs, the S/PDIF transmitter and the internal ADC and DACs. The divider output is configurable and is set by the FREQMODE_A or FREQMODE_B bits in conjunction with the POSTSCALE_A and POSTSCALE_B bits. Each PLL is also equipped with a pre-scale divider which offers frequency divide by one or two before the OSCCLK signal is input into the PLL. Please refer to Table 42 for details.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R3	0	PRESCALE_A	0	PLL Pre-scale Divider Select
PLLA 4 03h				0 = Divide by 1 (PLL input clock = oscillator clock)
R7 PLLB 4 07h	0	PRESCALE_B	0	1 = Divide by 2 (PLL input clock = oscillator clock ÷ 2) Note: PRESCALE_A must be set to the same value as PRESCALE_B in PLL S/PDIF receiver mode.
R3	4:3	FREQMODE A	10	PLL Output Divider Select
PLLA 4		[1:0]		PLL S/PDIF Receiver Mode
03h				FREQMODE_A is automatically
R7 PLLB 4 07h	4:3	FREQMODE_B [1:0]	10	controlled. FREQMODE_B is not used. PLL User Mode Used in conjunction with the POSTSCALE_x bits. Refer to Table 43.
R3 PLLA 4 03h	1	POSTSCALE_A	0	PLL Post-scale Divider Select PLL S/PDIF Receiver Mode POSTSCALE_A is used to configure
R7 PLLB 4 07h	1	POSTSCALE_B	0	a 256fs or 128fs PLLACLK, POSTSCALE_B is not used. Refer to Table 44. PLL User Mode Used in conjunction with the FREQMODE_x bits. Refer to Table 43.

Table 42 Pre and Post PLL Clock Divider Control



FREQMODE_x[1:0]	f ₂ TO PLLxCLK D	IVISION FACTOR	
	POSTSCALE_x		
	0	1	
00	÷2	÷4	
01	÷4	÷8	
10	÷8	÷16	
11	÷12	÷24	

Table 43 PLL User Mode Clock Divider Configuration

POSTSCALE_A	PLLACLK FREQUENCY
0	256fs
1	128fs

Table 44 PLL S/PDIF Receiver Mode Clock Divider Configuration

PLL CONFIGURATION EXAMPLE

Consider the situation where the oscillator clock (OSCCLK) input frequency is fixed at 12MHz and the required PLLBCLK frequency is 12.288MHz.

1. Calculate the f₂, FREQMODE_B and POSTSCALE_B Values

The PLL is designed to operate with best performance when the f_2 clock is between 90 and 100MHz. The necessary PLLBCLK frequency is 12.288MHz. Choose POSTSCALE_B and FREQMODE_B values to set the f_2 frequency in the range of 90 to 100MHz. In this case, the default values (POSTSCALE_B = 0 and FREQMODE_B[1:0] = 10) will configure the f_2 to PLLBCLK divider as 8 and hence will set the f_2 frequency at 98.304MHz; this value is within the 90 to 100MHz range and is hence acceptable.

- POSTSCALE_B = 0
- FREQMODE_B [1:0] = 10b
- $f_2 = 98.304MHz$

2. Calculate R Value

Using the relationship: $R = (f_2 \div f_1)$, the value of R can be calculated.

- $R = (f_2 \div f_1)$
- R = (98.304 ÷ 12)
- R = 8.192

3. Calculate PLLB_N Value

The value of PLLB_N is the integer (whole number) value of R, ignoring all digits to the right of the decimal point. In this case, R is 8.192, hence PLLB_N is 8.

4. Calculate PLL_K Value

The PLLB_K value is simply the integer value of (2²² (R-PLLB_N)).

- PLLB_K = integer part of (2²² x (8.192 8))
- PLLB_K = integer part of 805306.368
- PLLB_K = 805306 (decimal) / C49BA (hex)

A number of example configurations are shown in Table 45. Many other configurations are possible; Table 45 shows only a small number of valid possibilities. As both PLLs are identical, the same configuration procedure applies for both.



OSC CLK (MHz)	PRE- SCALE _x	F ₁ (MHz)	F ₂ (MHz)	R	PLLx_N (Hex)	PLLx_K (Hex)	FREQ MODE_x [1:0]	POST- SCALE_x	PLLxCLK (MHz)
12	0	12	98.304	8.192	8	C49BA	00	1	24.576
12	0	12	98.304	8.192	8	C49BA	01	0	24.576
12	0	12	98.304	8.192	8	C49BA	01	1	12.288
12	0	12	98.304	8.192	8	C49BA	10	0	12.288
12	0	12	98.304	8.192	8	C49BA	10	1	6.144
12	0	12	98.304	8.192	8	C49BA	11	0	8.192
12	0	12	98.304	8.192	8	C49BA	11	1	4.096
24	1	12	90.3168	7.5264	7	21B089	00	1	22.5792
24	1	12	90.3168	7.5264	7	21B089	01	0	22.5792
24	1	12	90.3168	7.5264	7	21B089	01	1	11.2896
24	1	12	90.3168	7.5264	7	21B089	10	0	11.2896
24	1	12	90.3168	7.5264	7	21B089	10	1	5.6448
24	1	12	90.3168	7.5264	7	21B089	11	0	7.5264
24	1	12	90.3168	7.5264	7	21B089	11	1	3.7632
27	1	13.5	98.304	7.2818	7	1208A5	00	1	24.576
27	1	13.5	98.304	7.2818	7	1208A5	01	1	12.288
27	1	13.5	90.3168	6.6901	6	2C2B24	00	1	22.5792
27	1	13.5	90.3168	6.6901	6	2C2B24	01	1	11.2896

Table 45 User Mode PLL Configuration Examples

When considering settings not shown in this table, the key configuration parameters which must be selected for optimum operation are:

- 90MHz f₂ 100MHz
- 5 PLLx_N 13
- OSCCLOCK = 10 to 14.4MHz or 16.28 to 27MHz

CLOCK OUTPUT (CLKOUT) AND MCLK OUTPUT (MCLK)

The clock output (CLKOUT) pin can be used as a clock output. This pin is intended to be used as a clock source pin for providing the central clock reference for an audio system.

The CLKOUT clock source can be selected from OSCCLK, PLLACLK or PLLBCLK. The control bits for the CLKOUT signal are shown in Table 46.

The MCLK pin can be configured as an input or output – the WM8580 should be powered down when switching MCLK between an input and an output. As an output, MCLK can be sourced from OSCCLK, PLLACLK or PLLBCLK.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R7	6:5	MCLKOUTSRC	00	MCLK pin output source
PLLB 4				00 = Input – Source MCLK pin
07h				01 = Output – Source PLLACLK
				10 = Output – Source PLLBCLK
				11 = Output – Source OSCCLK
	8:7	CLKOUTSRC	11	CLKOUT pin source
				00 = No Output (tristate)
				01 = Output – Source PLLACLK
				10 = Output – Source PLLBCLK
				11 = Output – Source OSCCLK

Table 46 MCLK and CLKOUT Control



WM8580

S/PDIF RECEIVE MODE CLOCKING

In S/PDIF receive mode, the PLLA_N and PLLA_K values are automatically controlled by the S/PDIF receiver to allow the receiver to use PLLA to lock on to and track the incoming S/PDIF data stream. PLLB must be configured to produce a specific reference clock frequency for the S/PDIF receiver.

The S/PDIF receiver has four clocking modes based on the incoming S/PDIF stream sample rate. The modes are:

- Mode 1: Incoming S/PDIF Sample Rate = 192kHz +/- 1%
- Mode 2: Incoming S/PDIF Sample Rate = 88.2kHz -1% to 96kHz +1%
- Mode 3: Incoming S/PDIF Sample Rate = 44.1kHz -1% to 48kHz +1%
- Mode 4: Incoming S/PDIF Sample Rate = 32kHz +/- 1%

Before the S/PDIF receiver is enabled, it is important that the PLLB_N and PLLB_K register values (and the PRESCALE_x values as appropriate) are manually configured in a specific default state. The PLLB_N and PLLB_K register values (and the PRESCALE_x values as appropriate) must also be manually re-configured when a change of the clocking mode is detected and the change is to mode 1 or from mode 1. Note that the PRESCALE_A value must always be set to the same value as PRESCALE_B.

The specified PLLB f₂ frequencies that must be configured using the PLLB_N and PLLB_K register values (and the PRESCALE_x values as appropriate) for reception of specific S/PDIF sample rates are as follows:

- Mode 1 (192kHz Sample Rate): PLLB f₂ = **98.304MHz**
- Modes 2/3/4 (32/44.1/48/88.2/96kHz Sample Rates): PLLB f₂ = 94.3104MHz

The FREQMODE_B[1:0] bits and POSTSCALE_B bit are not used in PLL S/PDIF recever mode.

The PLL register settings are configured by default to allow 32/44.1/48/88.2/96kHz (modes 2/3/4) sample rate S/PDIF receiver operation using a 12MHz crystal clock. The appropriate PLLB register values must be updated if:

• Any crystal clock frequency other than 12MHz is used.

OR

A S/PDIF stream with 192kHz sample rate (mode 1) is detected.

In either case, reprogramming of the PLLB_N and PLLB_K values (and the PRESCALE_x values as appropriate) is necessary.

Refer to Table 47 for details of a number of recommended PLLB configurations. Many other configurations are possible; please refer to PLL Configuration section for details regarding how to calculate alternative settings.



osc	PRE-	S/PDIF RECEIVER	F1	F2	R	PLLB_N	PLLB_K	COMMENT
CLK	SCALE_X	SAMPLE RATE(S) (kHz)	(MHz)	(MHz)		(Hex)	(Hex)	
(MHz)								
11.2896	0	32 / 44.1 / 48 / 88.2 / 96	11.2896	94.3104	8.3537	8	16A3B3	Set N, K
11.2896	0	192	11.2896	98.304	8.7075	8	2D4766	Set N, K
12	0	32 / 44.1 / 48 / 88.2 / 96	12	94.3104	7.8592	7	36FD21	Default Setting
12	0	192	12	98.304	8.192	8	C49BA	Set N, K
12.288	0	32 / 44.1 / 48 / 88.2 / 96	12.288	94.3104	7.675	7	2B3333	Set K
12.288	0	192	12.288	98.304	8	8	0	Set N, K
19.2	1	32 / 44.1 / 48 / 88.2 / 96	9.6	94.3104	9.824	9	346C6A	Set Prescales, N, K
19.2	1	192	9.6	98.304	10.24	Α	F5C28	Set Prescales, N, K
24	1	32 / 44.1 / 48 / 88.2 / 96	12	94.3104	7.8592	7	36FD21	Set Prescales
24	1	192	12	98.304	8.192	8	C49BA	Set Prescales, N, K
27	1	32 / 44.1 / 48 / 88.2 / 96	13.5	94.3104	6.986	6	3F19E5	Set Prescales, N, K
27	1	192	13.5	98.304	7.2818	7	1208A5	Set Prescales, K

Table 47 S/PDIF Receive Mode PLLB Initial Configuration Examples

The recommended configuration sequences are as follows:

TO INITIALLY CONFIGURE THE SYSTEM FOR S/PDIF RECEIVER STARTUP:

- Write appropriate calculated values (relative to oscillator frequency) to PRESCALE_A, PRESCALE_B, PLLB_N and PLLB_K for 32/44.1/48/88.2/96kHz (modes 2/3/4) S/PDIF receiver sample rate operation.
- 2. Enable PLLA and PLLB by clearing the PLLAPD and PLLBPD bits.
- 3. Enable S/PDIF receiver by clearing the SPDIFRXPD and SPDIFPD bits.
- Read S/PDIF Status Register REC_FREQ[1:0] bits to identify recovered S/PDIF sample frequency and clocking mode.
- If indicated sample rate is 192kHz, write appropriate calculated values (relative to oscillator frequency) to PRESCALE_A, PRESCALE_B, PLLB_N and PLLB_K (as appropriate) for 192kHz (mode 1) S/PDIF receiver sample rate operation.

TO CONFIGURE THE SYSTEM WHEN CLOCKING MODE (SAMPLE RATE) CHANGES TO OR FROM MODE 1 (192KHZ):

Any sample rate change between clocking modes (for example, from 44.1kHz (mode 3) to 192kHz (mode 1)) will be flagged to the application processor via the INT interrupt flag. The application processor must then read the Interrupt Status Register. If the UPD_REC_FREQ flag is set, indicating that the clocking mode has changed, proceed as follows:

- Read S/PDIF Status Register REC_FREQ[1:0] bits to identify recovered S/PDIF sample rate frequency and clocking mode.
- Write appropriate calculated values (relative to oscillator frequency) to PRESCALE_A, PRESCALE_B, PLLB_N and PLLB_K based on indicated recovered S/PDIF sample frequency and clocking mode.

This procedure is only strictly necessary when switching to or from 192kHz (mode 1) because the PRESCALE_A, PRESCALE_B, PLLB_N and PLLB_K values are the same for 32/44.1/48/88.2/96kHz (modes 2/3/4) sample rate operation. It is, however, good interrupt service routine practice to write the appropriate PRESCALE_A, PRESCALE_B, PLLB_N and PLLB_K values when every clocking mode change is detected.



PHASE-LOCKED LOOPS AND S/PDIF CLOCKING (HARDWARE MODE)

In hardware mode, the user has no access to the internal clocking control registers and hence a default configuration is loaded at reset to provide maximum functionality.

The S/PDIF receiver is enabled and hence the PLLs operate in S/PDIF receiver mode and all PLL and S/PDIF receiver control is fully automatic. All supported S/PDIF receiver sample rates can be used.

FREQMODE_x and POSTSCALE_x control is fully automatic to ensure that the MCLK output is maintained at 256fs relative to the S/PDIF received sample rate.

In hardware mode, the OSCCLK **must** be 12MHz and hence the external crystal (or applied XIN clock) must be 12MHz. No other OSCCLK frequencies are supported in hardware mode.



S/PDIF TRANSCEIVER

FEATURES

- IEC-60958-3 compatible with 32k frames/s to 192k frames/s support
- Support for Reception and Transmission of S/PDIF data
- Clock synthesis PLL with reference clock input and ultra-low jitter output
- Input mux with support for up to four S/PDIF inputs
- Register controlled Channel Status recovery and transmission
- · Register read-back of recovered Channel Status bits and error flags
- Detection of non-audio data, sample rate, and pre-emphasised data
- Programmable GPO for error flags, frame status flags and clocks

An IEC-60958-3 compatible S/PDIF transceiver is integrated into the WM8580. Operation of the S/PDIF function may be synchronous or asynchronous to the rest of the digital audio circuits.

The receiver performs data and clock recovery, and sends recovered data either to an external device such as a DSP (via the Digital Audio Interfaces), or if the data is audio PCM, it can route the stereo recovered data to DAC1. The recovered clock may be routed out of the WM8580 onto a pin for external use, and may be used to clock the internal DAC as required.

The transmitter generates S/PDIF frames where audio data may be sourced from the ADC, S/PDIF Receiver, or the Digital Audio Interfaces.

S/PDIF FORMAT

S/PDIF is a serial, bi-phase-mark encoded data stream. An S/PDIF frame consists of two sub-frames. Each sub-frame is made up of:

- Preamble a synchronization pattern used to identify the start of a 192-frame block or subframe
- 4-bit Auxiliary Data (AUX) ordered LSB to MSB
- 20-bit Audio Data (24-bit when combined with AUX) ordered LSB to MSB
- Validity Bit a 1 indicates invalid data in that sub-frame
- User Bit over 192-frames, this forms a User Data Block,
- Channel Bit over 192-frames, this forms a Channel Status Block
- Parity Bit used to maintain even parity over the sub-frame (except the preamble)

An S/PDIF Block consists of 192 frames. Channel and User blocks are incorporated within the 192-frame S/PDIF Block. For Consumer mode only the first 40-frames are used to make up the Channel and User blocks. Figure 32 illustrates the S/PDIF format.




Figure 32 S/PDIF Format



S/PDIF TRANSMITTER

The S/PDIF transmitter generates the S/PDIF frames, and outputs on the SPDIFOP pin. The audio data for the frame can be taken from one of four sources, selectable using the TXSRC register. The transmitter can be powered down using the SPDIFTXD register bit. The S/PDIF Transmitter can be bypassed by setting the REAL_THROUGH register control bit. When set, the SPDIFOP pin sources the output of the S/PDIF input mux.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R30	1:0	TXSRC[1:0]	00	S/PDIF Transmitter Data Source
SPDTXCHAN 0				00 = S/PDIF received data (see REAL_THROUGH)
1Eh				01 = ADC digital output data.
				10 = Secondary Audio Interface
				11 = Audio Interface received data
	2	OVWCHAN	0	Overwrite Channel Status
				Only used if TXSRC=00. Overwrites the received channel status data using data read from S/PDIF transmitter channel status register
				0 = Channel data equal to recovered channel data.
				1 = Channel data taken from channel status registers.
	3	REAL_	0	S/PDIF Through Mode Control
		THROUGH		0 = SPDIFOP pin sources output of S/PDIF Transmitter
				1 = SPDIFOP pins sources output of S/PDIF IN Mux
R51	4	SPDIFTXD	1	S/PDIF Transmitter powerdown
PWRDN 2				0 = S/PDIF Transmitter enabled
33h				1 = S/PDIF Transmitter disabled

Table 48 S/PDIF Transmitter Control

The WM8580 also transmits the preamble and VUCP bits (Validity, User Data, Channel Status and Parity bits).

Validity Bit

Set to 0 (to indicate valid data) – unless TXSRC=00 (S/PDIF receiver), where Validity is the value recovered from the S/PDIF input stream by the S/PDIF receiver.

User Data

Set to 0 as User Data configuration is not supported in the WM8580 – if TXSRC=00 (S/PDIF receiver) User Data is the value recovered from the S/PDIF input stream by the S/PDIF receiver.



Channel Status

The Channel Status bits form a 192-frame block - transmitted at 1 bit per sub-frame. Each sub-frame forms its own 192-frame block. The WM8580 is a consumer mode device and only the first 40 bits of the block are used. All data transmitted from the WM8580 is stereo, so the channel status data is duplicated for both channels. The only exception to this is the channel number bits (23:20) which can be changed to indicate whether the channel is left or right in the stereo image. Bits within this block can be configured by setting the Channel Status Bit Control registers (see Table 49 to Table 53). If TXSRC=00 (S/PDIF receiver), the Channel Status bits are transmitted with the same values recovered by the receiver — unless OVWCHAN is set, in which case they are set by the S/PDIF transmitter channel status registers.

Parity Bit

This bit maintains even parity for data as a means of basic error detection. It is generated by the transmitter

For further details of all channel status bits, refer to IEC-60958-3.

REGISTER ADDRESS	BIT	LABEL	CHANNEL STATUS BIT	DEFAULT	DESCRIPTION
R31	0	CON/PRO	0	0	0 = Consumer Mode
SPDTXCHAN 1 1Fh					1 = Professional Mode (not supported by WM8580)
	1	AUDIO_N	1	0	0 = S/PDIF transmitted data is audio PCM.
					1 = S/PDIF transmitted data is not audio PCM.
	2	CPY_N	2	0	0 = Transmitted data has copyright asserted.
					1 = Transmitted data has no copyright assertion.
	5:3	DEEMPH[2:0]	5:3	000	000 = Data from Audio interface has no pre- emphasis.
					001 = Data from Audio interface has pre- emphasis.
					010 = Reserved (Audio interface has pre- emphasis).
					011 = Reserved (Audio interface has pre- emphasis).
					All other modes are reserved and should not be used.
	7:6	CHSTMODE	7:6	00	00 = Only valid mode for consumer
		[1:0]			applications.

Table 49 S/PDIF Transmitter Channel Bit Control 1

REGISTER ADDRESS	BIT	LABEL	CHANNEL STATUS BIT	DEFAULT	DESCRIPTION
R32 SPDTXCHAN 2	7:0	CATCODE [7:0]	15:8	00000000	Category Code. Refer to S/PDIF specification IEC60958-3 for details.
20h					00h indicates "general" mode.

Table 50 S/PDIF Transmitter Channel Bit Control 2



REGISTER ADDRESS	BIT	LABEL	CHANNEL STATUS BIT	DEFAULT		DESCRIPTION
R33 SPDTXCHAN 3	3:0	SRCNUM [3:0]	19:16	0000	Source Nun to data.	nber. No definitions are attached
21h	5:4	CHNUM1[1:0]	23:20	00	Channel Nu	ımber for Subframe 1
					CHNUM1	Channel Status Bits[23:20]
					00	0000 = Do not use channel number
					01	0001 = Send to Left Channel
					10	0010 = Send to Right Channel
					11	0000 = Do not use channel number
	7:6	CHNUM2[1:0]		00	Channel Nu	ımber for Subframe 2
					CHNUM2	Channel Status Bits[23:20]
					00	0000 = Do not use channel number
					01	0001 = Send to Left Channel
					10	0010 = Send to Right Channel
					11	0000 = Do not use channel number

Table 51 S/PDIF Transmitter Channel Bit Control 3

REGISTER ADDRESS	BIT	LABEL	CHANNEL STATUS BIT	DEFAULT	DESCRIPTION
R34 SPDTXCHAN 4	3:0	FREQ[3:0]	27:24	0001	Sampling Frequency. See S/PDIF specification IEC60958-3 for details.
22h					0001 = Sampling Frequency not indicated.
	5:4	CLKACU[1:0]	29:28	11	Clock Accuracy of Generated clock.
					00 = Level II
					01 = Level I
					10 = Level III
					11 = Interface frame rate not matched to sampling frequency.

Table 52 S/PDIF Transmitter Channel Bit Control 4

REGISTER ADDRESS	BIT	LABEL	CHANNEL STATUS BIT	DEFAULT		DESCRIPTION	
R35	0	MAXWL	32	1	Maximum Aud	lio sample word	length
SPDTXCHAN 5					0 = 20 bits		
23h					1 = 24 bits		
	3:1	TXWL[2:0]	35:33	101	Audio Sample	Word Length.	
					000 = Word L	ength Not Indica	ted
					TXWL[2:0]	MAXWL==1	MAXWL==0
					001	20 bits	16 bits
					010	22 bits	18 bits
					100	23 bits	19 bits
					101	24 bits	20 bits
					110	21 bits	17 bits
					All other comb	inations reserve	ed
	7:4	ORGSAMP [3:0]	39:36	0000	specification for	oling Frequency. or details. Il sampling frequ	

Table 53 S/PDIF Transmitter Channel Bit Control 5

S/PDIF RECEIVER

INPUT SELECTOR

The S/PDIF receiver has one dedicated input, SPDIFIN1. This pin is a IEC-60958-3-compatible comparator input by default or, if SPDIFIN1MODE is set, the pin will be a CMOS-compatible input. There are three other pins which can be configured as either S/PDIF inputs or general purpose outputs (GPOs). The four S/PDIF inputs are multiplexed to allow one input to go to the S/PDIF receiver for decoding. The S/PDIF receiver can be powered down using the SPDIFRXD register bit.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R36	0	SPDIFIN1MODE	1	Selects the input circuit type for the SPDIFIN1 input
SPDMODE				0 = CMOS-compatible input
24h				1 = Comparator input. Compatible with 500mVpp AC coupled consumer S/PDIF input signals as defined in IEC60958-3.
	2:1	RXINSEL[1:0]	00	S/PDIF Receiver input mux select.
				The general purpose inputs must be configured using GPOxOP to be either CMOS or comparator inputs if selected by RXINSEL. 00 = Select SPDIFIN1
				01 = Select SPDIFIN2 (MFP3)
				10 = Select SPDIFIN3 (MFP4)
				11 = Select SPDIFIN4 (MFP5)
R39	3:0	GPO3OP[3:0]	0010	GPO pin Configuration Select.
GPO2	7:4	GPO4OP[3:0]	0011	1110 = Set GPO as S/PDIF input (CMOS-compatible
26h				input).
R40	3:0	GPO5OP[3:0]	0100	1111 = Set GPO as S/PDIF input (compatible with
GPO3				500mVpp AC coupled consumer S/PDIF input signals as defined in IEC-60958-3).
27h				For GPO defaults, see Table 66.
DC4	5	ODDIEDVD	1	
R51	5	SPDIFRXD	Т	S/PDIF Receiver powerdown.
PWRDN 2				0 = S/PDIF Receiver enabled
33h				1 = S/PDIF Receiver disabled

Table 54 S/PDIF Receiver Input Selection Register



AUDIO DATA HANDLING

The S/PDIF receiver recovers the data and VUCP bits from each sub-frame. If the S/PDIF input data is in a non-compressed audio format the data can be internally routed to the stereo data input of DAC1. The WM8580 can detect when the data is in a non-compressed audio format and will automatically mute the DAC. See *Non-Audio Detection* for more detail.

The received data can also be output over the digital audio interfaces in any of the data formats supported. This can be performed while simultaneously using DAC1 for playback. The received data may also be re-transmitted via the S/PDIF transmitter.

USER DATA

The WM8580 can output recovered user data received using GPO pins. See Table 66 for General Purpose Pin control information.

CHANNEL STATUS DATA

The channel status bits are recovered from the incoming data stream and are used to control various functions of the device. The recovered MAXWL and RXWL bits are used to truncate the recovered 24-bit audio word to so that only the appropriate numbers of bits are used by the other interfaces (except the S/PDIF transmitter which always processes the full 24-bit recovered word).

Should the recovered DEEMPH channel status be set, and the S/PDIF receiver is routed to DAC1, the de-emphasis filter is activated for DAC1.

The S/PDIF receiver reads channel status data from channel 1 only. The channel status data is stored in five read-only registers which can be read via the serial interface (see *Serial Interface Readback*). When new channel status data has been recovered and stored in registers, the Channel Status Update (CSUD) bit is set to indicate that the status registers have updated and are ready for readback. After readback, CSUD will be cleared until the registers are next updated. The CSUD flag can be configured to be output on any of the GPO pins. The register descriptions for the channel status bits are given below.

REGISTER ADDRESS	BIT	LABEL	CHANNEL STATUS BIT	DEFAULT	DESCRIPTION
R44	0	CON/PRO	0	-	0 = Consumer Mode
SPDRXCHAN 1					1 = Professional Mode
2Ch (read-only)					The WM8580 is a consumer mode device. Detection of professional mode may give erroneous behaviour.
	1	AUDIO_N	1	-	Recovered S/PDIF Channel status bit 1.
					0 = Data word represents audio PCM samples.
					1 = Data word does not represent audio PCM samples.
	2	CPY_N	2	-	0 = Copyright is asserted for this data.
					1 = Copyright is not asserted for this data.
	3	DEEMPH	3	-	0 = Recovered S/PDIF data has no pre- emphasis.
					1 = Recovered S/PDIF data has pre- emphasis.
	5:4	Reserved	5:4	-	Reserved for additional de-emphasis modes.
	7:6	CHSTMODE	7:6	-	00 = Only valid mode for consumer
		[1:0]			applications.

Table 55 S/PDIF Receiver Channel Status Register 1



REGISTER ADDRESS	BIT	LABEL	CHANNEL STATUS BIT	DEFAULT	DESCRIPTION
R45 SPDRXCHAN 2 2Dh (read-only)	7:0	CATCODE [7:0]	15:8	-	Category Code. Refer to S/PDIF specification IEC60958-3 for details. 00h indicates "general" mode.

Table 56 S/PDIF Receiver Channel Status Register 2

REGISTER ADDRESS	BIT	LABEL	CHANNEL STATUS BIT	DEFAULT	DESCRIPTION
R46	3:0	SRCNUM	19:16	-	Indicates number of S/PDIF source. Refer to S/PDIF specification IEC60958-3 for details.
SPDRXCHAN 3		[3:0]			3/FDIF specification (EC00936-3 for details.
2Eh	7:4	CHNUM1[3:0]	23:20	-	Channel number for channel 1.
(read-only)					0000 = Take no account of channel number (channel 1 defaults to left DAC)
					0001 = channel 1 to left channel
					0010 = channel 1 to right channel

Table 57 S/PDIF Receiver Channel Status Register 3

REGISTER ADDRESS	BIT	LABEL	CHANNEL STATUS BIT	DEFAULT	DESCRIPTION
R47 SPDRXCHAN 4	3:0	FREQ[3:0]	27:24	-	Sampling Frequency. Refer to S/PDIF specification IEC60958-3 for details.
2Fh					0001 = Sampling Frequency not indicated.
(read-only)	5:4	CLKACU[1:0]	29:28	-	Clock Accuracy of received clock.
					00 = Level II
					01 = Level I
					10 = Level III
					11 = Interface frame rate not matched to sampling frequency.

Table 58 S/PDIF Receiver Channel Status Register 4

WM8580

REGISTER ADDRESS	BIT	LABEL	CHANNEL STATUS BIT	DEFAULT		DESCRIPTION	
R48	0	MAXWL	32	-	Maximum Aud	lio sample word	length
SPDRXCHAN 5					0 = 20 bits		
30h					1 = 24 bits		
(read-only)	3:1	RXWL[2:0]	35:33	-	Audio Sample	Word Length.	
					000: Word Ler	ngth Not Indicate	ed
					RXWL[2:0]	MAXWL==1	MAXWL==0
					001	20 bits	16 bits
					010	22 bits	18 bits
					100	23 bits	19 bits
					101	24 bits	20 bits
					110	21 bits	17 bits
					give erroneous	oinations are resons operation. Data	a will be
	7:4	ORGSAMP [3:0]	39:36	-		lling Frequency. ication IEC60958	
					0000 = origina indicated	l sampling frequ	ency not

Table 59 S/PDIF Receiver Channel Status Register 5

STATUS FLAGS

There are several status flags generated by the S/PDIF Receiver, described below.

FLAG	DESCRIPTION	VISIBILITY
UNLOCK	Indicates that the S/PDIF Clock Recovery circuit is unlocked, or the	S/PDIF Status
	incoming S/PDIF signal is not present.	Register, GPO
	0 = Locked onto incoming S/PDIF stream.	pins, SWMODE pin (when in hardware
	1 = Not locked to the incoming S/PDIF stream, or incoming stream is not present.	mode)
INVALID	Indicates that recovered S/PDIF data is marked as invalid.	Interrupt Status
	0 = Data marked as valid	Register
	1 = Data marked as invalid	
TRANS_ERR	Indicates that recovered S/PDIF frame has parity errors or bi-phase encoding errors, or that sub-frames were recovered out of sequence	Interrupt Status Register
	0 = No data errors or bi-phase encoding errors detected and sub- frame sequence correct	
	1 = Data errors or bi-phase encoding errors detected or subframe sequence incorrect (missing preamble)	
AUDIO_N	Recovered Channel Status bit-1.	Channel Status
	0 = Data word represents audio PCM samples.	Register, S/PDIF
	1 = Data word does not represent audio PCM samples.	Status Register
PCM_N	Indicates that non-audio code (defined in IEC-61937) has been detected.	S/PDIF Status Register
	0 = Sync code not detected.	
	1 = Sync code detected – received data is not audio PCM.	
CPY_N	Recovered Channel Status bit-2 (active low)	Channel Status
	0 = Copyright is asserted for this data.	Register, S/PDIF
	1 = Copyright is not asserted for this data.	Status Register, GPO pins
DEEMPH	Recovered Channel Status bit-3	Channel Status
	0 = Recovered S/PDIF data has no pre-emphasis.	Register, S/PDIF
	1 = Recovered S/PDIF data has pre-emphasis	Status Register, GPO pins
REC_FREQ[1:0]	Indicates recovered S/PDIF sample rate.	S/PDIF Status
	00 = 192kHz	Register
	01 = 96kHz / 88.2kHz	
	10 = 48kHz / 44.1kHz	
	11 = 32kHz	
INTB	Interrupt signal (see section Interrupt Generation)	GPO pins
V	Recovered validity-bit for current sub-frame	GPO pins
U	Recovered user-bit for current sub-frame	GPO pins
С	Recovered channel-bit for current sub-frame	GPO pins
Р	Recovered parity-bit for current sub-frame	GPO pins
SFRM_CLK	Indicates current sub-frame:	GPO pins
	1 = Sub-frame A	
	0 = Sub-frame B	
192BLK	Indicates start of 192 frame-block. High for duration of frame-0.	GPO pins
CSUD	Indicates that the 192 frame-block of channel status data has updated.	GPO pins
REC_FREQ192	Indicates that the recovered S/PDIF clock frequency is 192kHz	GPO pins
ZFLAG	Indicates 'zero-detection' in DACs. See page 45 for more details	MUTE pin, GPO pins
NON_AUDIO	Logical OR of PCM_N and AUDIO_N	GPO pins, SDO pin (when in hardware mode)
		,

Table 60 Status Flag Description



INTERRUPT GENERATION (INTB)

The hardware interrupot INTB flag (active low) indicates that an event has occurred on UNLOCK, INVALID, TRANS_ERR, NON_AUDIO, CPY_N, DEEMPH, CSUD or REC_FREQ. To determine which flag caused the interrupt, the Interrupt Status Register should be read when INTB is asserted. INVALID, TRANS_ERR and CSUD generate an interrupt when the flag transitions from low to high. UNLOCK, NON_AUDIO, CPY_N, DEEMPH and REC_FREQ will generate an interrupt on any change in status. INTB will remain asserted until it is cleared by reading the interrupt status register. If INVALID, TRANS_ERR or CSUD are still active when the interrupt status register is read, INTB remains asserted.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R43	0	UPD_UNLOCK	-	UNLOCK flag update signal
INTSTAT				0 = INTB not caused by update to UNLOCK flag
2Bh				1 = INTB caused by update to UNLOCK flag
(read-only)	1	INT_INVALID	-	INVALID flag interrupt signal
				0 = INTB not caused by INVALID flag
				1 = INTB caused by INVALID flag
	2	INT_CSUD	-	CSUD flag interrupt signal
				0 = INTB not caused by CSUD flag
				1 = INTB caused by CSUD flag
	3	INT_TRANS	-	TRANS_ERR flag interrupt signal
		_ERR		0 = INTB not caused by TRANS_ERR flag
				1 = INTB caused by TRANS_ERR flag
	4	UPD_NON_AUDIO	-	NON_AUDIO update signal
				0 = INTB not caused by update to NON_AUDIO flag
				1 = INTB caused by update to NON_AUDIO flag
	5	UPD_CPY_N	-	CPY_N update signal
				0 = INTB not caused by update to CPY_N flag
				1 = INTB caused by update to CPY_N flag
	6	UPD_DEEMPH	-	DEEMPH update signal
				0 = INTB not caused by update to DEEMPH flag
				1 = INTB caused by update to DEEMPH flag
	7	UPD_REC_FREQ	-	REC_FREQ update signal
				0 = INTB not caused by update to REC_FREQ flag
				1 = INTB caused by update to REC_FREQ flag

Table 61 Interrupt Status Register

Where the INTB has been asserted by an update signal (UPD_UNLOCK, UPD_NON_AUDIO, UPD_CPY_N, UPD_DEEMPH, UPD_REC_FREQ) the S/PDIF Status Register can be read to reveal the satus of the flag. See Table 62.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R49	0	AUDIO_N	-	Recovered Channel Status bit-1.
SPDSTAT				0 = Data word represents audio PCM samples.
31h				1 = Data word does not represent audio PCM samples.
(read-only)	1	PCM_N	-	Indicates that non-audio code (defined in IEC-61937) has been detected.
				0 = Sync code not detected.
				1 = Sync code detected – received data is not audio PCM.
	2	CPY_N	-	Recovered Channel Status bit-2 (active low).
				0 = Copyright is asserted for this data.
				1 = Copyright is not asserted for this data.
	3	DEEMPH	-	Recovered Channel Status bit-3
				0 = Recovered S/PDIF data has no pre-emphasis.
				1 = Recovered S/PDIF data has pre-emphasis
	5:4	REC_FREQ		Indicates recovered S/PDIF clock frequency:
		[1:0]		00 = 192kHz
				01 = 96kHz / 88.2kHz
				10 = 48kHz / 44.1kHz
				11 = 32kHz
	6	UNLOCK	-	Indicates that the S/PDIF Clock Recovery circuit is unlocked or that the input S/PDIF signal is not present.
				0 = Locked onto incoming S/PDIF stream.
				1 = Not locked to the incoming S/PDIF stream or the incoming S/PDIF stream is not present.

Table 62 S/PDIF Status Register

The interrupt and update signals used to generate INTB can be masked as necessary. The MASK register bit prevents flags from asserting INTB and from updating the Interrupt Status Register (R43). Masked flags update the S/PDIF Status Register (R49).

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R37 INTMASK	8:0	MASK[8:0]	000000000	When a flag is masked, it does not update the Interrupt Status Register or assert INTB.
25h				0 = unmask, 1 = mask.
				MASK[0] = mask control for UPD_UNLOCK
				MASK[1] = mask control for INT_INVALID
				MASK[2] = mask control for INT_CSUD
				MASK[3] = mask control for INT_TRANS_ERR
				MASK[4] = mask control for UPD_AUDIO_N
				MASK[5] = mask control for UPD_PCM_N
				MASK[6] = mask control for UPD_CPY_N
				MASK[7] = mask control for UPD_DEEMPH
				MASK[8] = mask control for UPD_REC_FREQ

Table 63 Interrupt Mask Control Register

ERROR HANDLING

Should a TRANS_ERR or INVALID flag be asserted, it is assumed the recovered S/PDIF sub-frame is corrupted or invalid. If either flag is masked using the mask register, the WM8580 will overwrite the recovered frame (i.e. both sub-frames) with either all-zeros or the last valid data sample; depending on how FILLMODE has been set. If both flags are unmasked, data is not modified and the user must handle corrupted data appropriately.

ALWAYSVALID must be set to 0, else the INVALID flag will be ignored. For the S/PDIF Receiver to S/PDIF transmitter path, only masked INVALID flags will cause data to be overwritten – TRANS_ERR flags have no effect.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R38 GPO1	8	FILLMODE	0	Determines what S/PDIF Receiver should do with corrupted or invalid data:
26h				0 = Data from S/PDIF Receiver remains static at last valid sample.
				1 = Data from S/PDIF Receiver is output as all zeros.
R39	8	ALWAYSVALID	0	Used to ignore the INVALID flag. See Table 65.
GPO2				0 = Use INVALID flag.
27h				1 = Ignore INVALID flag.

Table 64 S/PDIF Receiver Error Handling Registers

MASK	ALWAYSVALID	DATA OVERWRITE	INTB ASSERT
0	0	No	Yes
0	1	No	No
1	0	Yes	No
1	1	No	No

Table 65 Data Overwrite / INTB Assert Criteria

NON-AUDIO DETECTION

Non-Audio data is indicated by the AUDIO_N and PCM_N flags. AUDIO_N is recovered from the Channel Status block. PCM_N is set on detection of the 96-bit IEC-61937 non-audio data sync code, embedded in the data section of the S/PDIF frame. If DAC1 is sourcing the S/PDIF Receiver and either the AUDIO_N or PCM_N flags are asserted, DAC1 is automatically muted using the softmute feature. As described above, any change of AUDIO_N or PCM_N status will cause an INTB interrupt (UPD_NON_AUDIO) to be generated. If the MASK register bit for AUDIO_N or PCM_N is set, then the associated signal will not generate an interrupt (UPD_NON_AUDIO) but the DAC will be muted.

S/PDIF INPUT/ GPO PIN CONFIGURATION

The WM8580 has ten pins which can be configured as GPOs using the registers shown in Table 66. The GPO pins can be used to output status data decoded by the S/PDIF receiver. These same pins may be used as S/PDIF inputs as described in Table 54.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R38	3:0	GPO10P[3:0]	0000	0000 = INTB
GPO1	7:4	GPO2OP[3:0]	0001	0001 = V
26h				0010 = U
R39	3:0	GPO3OP[3:0]	0010	0011 = C
GPO2	7:4	GPO4OP[3:0]	0011	0100 = P
27h				0101 = SFRM_CLK
R40	3:0	GPO5OP[3:0]	0100	0110 = 192BLK
GPO3	7:4	GPO6OP[3:0]	0101	0111 = UNLOCK
28h				1000 = CSUD
R41	3:0	GPO7OP[3:0]	0110	1001 = REC_FREQ192
GPO4				1010 = ZFLAG
29h				1011 = NON_AUDIO
	7:4	GPO8OP[3:0]	0111	1100 = CPY_N
				1101 = DEEMP
				1110 = Set GPO as S/PDIF input (CMOS-compatible
R42	3:0	GPO9OP[3:0]	1000	input). Only applicable for GPO3/4/5.
GPO5				1111 = Set GPO as S/PDIF input ('comparator' input for
2Ah				AC coupled consumer S/PDIF signals). Only applicable for GPO3/4/5
	7:4	GPO100P	1001	101 31 30/4/0
		[3:0]		

Table 66 GPO Control Registers

POWERDOWN MODES

The WM8580 has powerdown control bits allowing specific parts of the chip to be turned off when not in use.

The ADC is powered down by setting the ADCPD register bit. The three stereo DACs each have a separate powerdown control bit, DACPD[2:0], allowing individual stereo DACs to be powered down when not in use. DACPD can be overwritten by setting ALLDACPD to powerdown all DACs

The S/PDIF transmitter is powered down by setting SPDIFTXD. Setting SPDIFRXD powers down the S/PDIF receiver.

The PLL, Oscillator and S/PDIF clock recovery circuits are powered down by setting PLLPD, OSCPD and SPDIFPD respectively.

Setting all of ADCPD, DACPD[2:0], SPDIFTXD, SPDIFRXD and OUTPD[3:0] will powerdown everything except the references VMIDADC, ADCREF and VMIDDAC. These may be powered down by setting PWDN. Setting PWDN will override all other powerdown control bits. It is recommended that the ADC and DAC are powered down before setting PWDN. The default is for all powerdown bits to be set except OSCPD and PWDN.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R50 PWRDN 1 32h	0	PWDN	0	Master powerdown (overrides all powerdown registers) 0 = All digital circuits running, outputs are active
				1 = All digital circuits in power down mode, outputs muted
	1	ADCPD	1	ADC powerdown 0 = ADC enabled 1 = ADC disabled
	4:2	DACPD[2:0]	111	DAC powerdowns 0 = DAC enabled 1 = DAC disabled DACPD[0] = DAC1 DACPD[1] = DAC2 DACPD[2] = DAC3
	6	ALLDACPD	1	Overrides DACPD[3:0] 0 = DACs under control of DACPD[3:0] 1= All DACs are disabled.
R51 PWRDN 2 33h	0	OSCPD	0	OSC output powerdown 0 = OSC output enabled 1 = OSC output disabled A CMOS input can be applied to the OSC input when powered down.
	1	PLLAPD	1	0 = PLLA enabled 1 = PLLA disabled
	2	PLLBPD	1	0 = PLLB enabled 1 = PLLB disabled
	3	SPDIFPD	1	S/PDIF Clock Recovery PowerDown 0 = S/PDIF enabled 1 = S/PDIF disabled
	4	SPDIFTXD	1	S/PDIF Transmitter powerdown 0 = S/PDIF Transmitter enabled 1 = S/PDIF Transmitter disabled
	5	SPDIFRXD	1	S/PDIF Receiver powerdown 0 = S/PDIF Receiver enabled 1 = S/PDIF Receiver disabled

Table 67 Powerdown Registers

INTERNAL POWER ON RESET CIRCUIT




Figure 33 Internal Power On Reset Circuit Schematic

The WM8580 includes an internal Power-On Reset Circuit, which is used to reset the digital logic into a default state after power up.

Figure 33 shows a schematic of the internal POR circuit. The POR circuit is powered from AVDD. The circuit monitors DVDD and VMID and asserts PORB low if DVDD or VMID are below the minimum threshold Vpor_off.

On power up, the POR circuit requires AVDD to be present to operate. PORB is asserted low until AVDD, DVDD and VMID voltages have risen above their reset thresholds. When these three conditions have been met, PORB is released high. When PORB is released high, all registers are in their default state and writes to the digital interface may take place.

On power down, PORB is asserted low whenever DVDD or VMID drop below the minimum threshold Vpor_off.

If AVDD is removed at any time, the internal Power On Reset circuit is powered down and the PORB output will follow the AVDD voltage.

In most applications, the time required for the device to release PORB high will be determined by the charge time of the VMID node.




Figure 34 Typical Power up sequence where DVDD is powered before AVDD




Figure 35 Typical Power up sequence where AVDD is powered before DVDD

SYMBOL	MIN	TYP	MAX	UNIT
V_{pora}	0.5	0.7	1.0	V
V_{porr}	0.5	0.7	1.1	V
V_{pora_off}	1.0	1.4	2.0	V
V_{pord_off}	0.6	0.8	1.0	V

Table 68 Typical POR Operation

In a real application, the designer is unlikely to have control of the relative power up sequence of AVDD and DVDD. Using the POR circuit to monitor VMID ensures a reasonable delay between applying power to the device and Device Ready.



Figure 34 and Figure 35 show typical power up scenarios in a real system. Both AVDD and DVDD must be established, and VMID must have reached the threshold Vporr before the device is ready and can be written to. Any writes to the device before Device Ready will be ignored.

Figure 34 shows DVDD powering up before AVDD. Figure 35 shows AVDD powering up before DVDD. In both cases, the time from applying power to Device Ready is dominated by the charge time of VMID.

A $4.7\mu F$ capacitor (minimum) is recommended for decoupling on VMID. The charge time for VMID will dominate the time required for the device to become ready after power is applied. The time required for VMID to reach the threshold is a function of the VMID resistor string and the decoupling capacitor. To reduce transient audio effects during power on, the stereo DACs on the WM8580 have their outputs clamped to VMID at power-on. This increases the capacitive loading of the VMID resistor string, as the DAC output AC coupling capacitors must be charged to VMID, and hence the required charge time. To ensure minimum device startup time, the VMIDSEL bit is set by default, thus reducing the impedance of the resistor string. If required, the VMID string can be restored to a high impedance state to save power once the device is ready.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R29	8 VMIDS		1	VMID Impedance Selection
ADC CONTROL 1				0 = High impedance, power
1Dh				saving
				1 = Low impedance, fast power-
				on

DEVICE ID READBACK

Reading from registers R0, R1 and R2 returns the device ID and revision number. R0 returns 80h, R1 returns 85h, R2 returns the device revision number. Device ID readback is not possible in continuous readback mode (CONTREAD=1).

HARDWARE CONTROL MODE

The WM8580 can be controlled in Hardware Control Mode or Software Control Mode. The method of control is determined by the state of the HWMODE pin. If the HWMODE pin is low, Software Control Mode is selected. If the HWMODE pin is high, Hardware Control Mode is selected.

In Hardware Control Mode the user has limited control over the features of the WM8580. Most of the features will assume their default settings but some can be modified using external pins.

HWN	IODE	SWMODE			
0	1	0	1		
Software Control Hardware Control		2-wire control	3-wire control		

Table 69 Hardware/Software Mode Setup

DIGITAL ROUTING CONTROL

See page 21 for a more detailed explanation of the Digital Routing Options within the WM8580. In Software Control Mode, the values of register bits DAC_SRC, PAIFTX_SRC and TXSRC configure the signal path routing between interfaces. In hardware mode, similar control can be achieved via pins DR1, DR2, DR3 and DR4 as detailed in Table 70 and Table 71.

PIN	0	1
DR1	DAC_SRC=S/PDIF receiver	DAC_SRC=PAIF receiver
DR2	PAIFTX_SRC=S/PDIF	PAIFTX_SRC=ADC output
	receiver	

Table 70 DR1 / DR2 Operation



DR4	DR3	S/PDIF TRANSMITTER DATA SOURCE
0	0	S/PDIF received data
0	1	ADC digital output data
1	0	SAIF receiver data
1	1	PAIF receiver data

Table 71 DR3 / DR4 Operation

The Secondary Audio Interface (SAIF) is not operational in Hardware Mode.

STATUS PINS

In Hardware control mode, SDO, SWMODE and MFP8/9/10 pins provide S/PDIF status flag information.

PIN	FLAG	DESCRIPTION
SWMODE	UNLOCK	Indicates that the S/PDIF Clock Recovery circuit is unlocked or that the input S/PDIF signal is not present.
		0 = Locked to incoming S/PDIF stream.
		1 = Not locked to the incoming S/PDIF stream, or incoming stream not present.
SDO	NON_AUDIO	Logical OR of PCM_N and AUDIO_N:
		PCM_N indicates that non-audio code (defined in IEC-61937) has been detected. AUDIO_N is the recovered Channel Status bit-1.
MFP8	С	Recovered channel-bit for current sub-frame
MFP9	SFRM_CLK	Indicates current sub-frame:
		1 = Sub-frame A
		0 = Sub-frame B
MFP10	192BLK	Indicates start of 192-frame block. High for duration of frame 0, low after frame 0.

Table 72 Hardware Mode Status Pins

DIGITAL AUDIO INTERFACE CONTROL

In Hardware Control Mode, CSB and SCLK become controls to configure the Primary Audio Interface data format and word length. The configuration applies to both transmit and receive sides of the interface. Table 73 below shows the options available.

CSB	SCLK	FORMAT & WORD LENGTH
0	0	24-bit right justified
0	1	20-bit right justified
1	0	24-bit left justified
1	1	24-bit I ² S

Table 73 Audio Interface Hardware Mode Control

DAC MUTE CONTROL

In Hardware Control mode, the MUTE pin activates the softmute function on all the DACs. In Software Control mode, MUTE activates softmute on the DAC selected by the DZFM register (when the MPDENB bit is low). See page 33 for a detailed description of the softmute function and the other methods of activating softmute.

When floating, the MUTE pin becomes an output for the ZFLAG flag.



MUTE	DESCRIPTION
0	Normal Operation
1	Mute DAC channels
Floating	MUTE is an output to indicate when Zero Detection occurs on all DACs (ZFLAG). H = detected, L = not detected.

Table 74 MUTE Pin Control Options

PRIMARY AUDIO INTERFACE (TX) MASTER MODE CONTROL

In Hardware Control Mode, the SDIN pin is used to enable the master mode function on the Primary Audio Interface transmitter. This has the same operation as the PAIFTX_MS register bit. The PAIFTX_RATE default settings of 256fs, and 64 BCLKs/LRCLK for BCLKSEL, are used in Hardware Control Mode. See page 21 for more information on master mode operation.

SDIN	AUDIO INTERFACE (TX)					
0	Slave					
1	Master					

Table 75 Audio Interface (Transmitter) Master Mode Hardware Mode Control

S/PDIF ERROR HANDLING

Should the incoming S/PDIF sub-frame contain a parity error or a bi-phase encoding error, it is assumed the sub-frame has become corrupted. Similarly, if VALIDITY is detected as 1, it is assumed the data within the S/PDIF frame is invalid. Under these conditions, the S/PDIF Receiver repeats the last valid sample in place of the corrupted/invalid samples. (Note: For the S/PDIF receiver to S/PDIF transmitter path, only VALIDITY errors will cause data to be overwritten – parity and bi-phase errors have will not cause data to be overwritten).

POWERDOWN CONTROL

In Software Control Mode, the chip is powered-down by default. In Hardware Control Mode, the chip is powered-up by default but can be powered up by setting the ALLPD(MFP7) input high. (Note that in Software Control Mode, this pin takes the function of SAIF_LRCLK or GPO7).

ALLPD (MFP7)					
0 1					
Powerup	Powerdown				

Table 76 Hardware Mode Powerdown Control

REGISTER MAP

The complete register map is shown below. The detailed description can be found in the relevant text of the device description. The WM8580 can be configured using the Control Interface. All unused bits should be set to '0'.

REGISTER	NAME	ADDRESS	B8	В7	B6	B5	B4	В3	B2	B1	В0	DEFAULT
R0	PLLA 1/DEVID1	00				PL	LA_K[8:0]					100100001
R1	PLLA 2/DEVID2	01		PLLA_K[17:9]					101111110			
R2	PLLA 3/DEVREV	02	0	0 PLLA_N[3:0] PLLA_K[21:18]					001111101			
R3	PLLA 4	03	0	0 0 0 FREQMODE_A[1:0] FRACEN_A POSTSCALE_A PRESCALE_A					000010100			
R4	PLLB 1	04				PL	LB_K[8:0]					100100001
R5	PLLB 2	05		PLLB_K[17:9]						101111110		
R6	PLLB 3	06	0		PLLB_f	N[3:0]			PLLB_F	([21:18]	T	001111101
R7	PLLB 4	07	CLKOUT	SRC[1:0]	MCLKOU	TSRC[1:0]	FREQMO	DDE_B[1:0]	FRACEN_B	POSTSCALE_B	PRESCALE_B	110010100
R8	CLKSEL	08	0	0	0	TX_CLKS	EL[1:0]	ADC_CL	KSEL[1:0]	DAC_CL	KSEL[1:0]	000010000
R9	PAIF 1	09	0	PAIFRXMS	S_CLKSEL[1:0]	PAIFRXMS	PAIFRX_E	CLKSEL[1:0]	PAII	RX_RATE	[2:0]	000000010
R10	PAIF 2	0A	0	0	0	PAIFTXMS	PAIFTX_E	CLKSEL[1:0]	PAII	FTX_RATE	[2:0]	000000010
R11	SAIF 1	0B	0	SAIFMS_0	CLKSEL[1:0]	SAIFMS	SAIF_BC	LKSEL[1:0]	SA	IF_RATE[2	:0]	011000010
R12	PAIF 3	0C	DAC_SI	RC[1:0]	DACOSR	PAIFRXBCP	PAIFRXLRP	PAIFR)	KWL[1:0]	PAIFRX	(FMT[1:0]	110001010
R13	PAIF 4	0D	PAIFTX_	SRC[1:0]	0	PAIFTXBCP	PAIFTXLRP	PAIFT	(WL[1:0]	PAIFTX	FMT[1:0]	010001010
R14	SAIF 2	0E	SAIFTX_	SRC[1:0]	SAIF_EN	SAIFBCP	SAIFLRP	SAIFV	VL[1:0]	SAIFF	MT[1:0]	000001010
R15	DAC CONTROL 1	0F	RXZDAC_MODE	0	0	DAC3SE	EL[1:0]	DAC2S	SEL[1:0]	DAC1	SEL[1:0]	000100100
R16	DAC CONTROL 2	10	0	IZD	I	DZFM[2:0]			PL[:	3:0]		000001001
R17	DAC CONTROL 3	11	0	0	0	0	DEEMPALL	0	J	DEEMP[2:0]]	000000000
R18	DAC CONTROL 4	12	0	1 1 PHASE[5:0]						011111111		
R19	DAC CONTROL 5	13	0	MPDENB	DACATC	DZCEN	MUTEALL	0	J	DMUTE[2:0]]	000000000
R20	DIGITAL ATTENUTATION DACL 1	14	UPDATE	JPDATE LDA1[7:0]						011111111		
R21	DIGITAL ATTENUTATION DACR 1	15	UPDATE	PDATE RDA1[7:0]						011111111		
R22	DIGITAL ATTENUTATION DACL 2	16	UPDATE	DATE LDA2[7:0]						011111111		
R23	DIGITAL ATTENUTATION DACR 2	17	UPDATE	PDATE RDA2[7:0]						011111111		
R24	DIGITAL ATTENUTATION DACL 3	18	UPDATE				LDA3	[7:0]				011111111
R25	DIGITAL ATTENUTATION DACR 3	19	UPDATE				RDA3	[7:0]				011111111
R28	MASTER DIGITAL ATTENUTATION	1C	UPDATE				MASTE)A[7:0]				011111111
R29	ADC CONTROL 1	1D	VMIDSEL		ADCRATE[2:	0]	ADCHPD	ADCOSR	AMUTEALL	AMUTER	AMUTEL	001000000
R30	SPDTXCHAN 0	1E	0	0	0	0	0	REAL_ THROUGH	OVWCHAN	TXSR	C[1:0]	000000000
R31	SPDTXCHAN 1	1F	0	CHSTM	IODE[1:0]	DE	EEMPH[2:0)]	CPY_N	AUDIO_N	CON/PRO	000000000
R32	SPDTXCHAN 2	20	0	0 CATCODE[7:0]						000000000		
R33	SPDTXCHAN 3	21	0	0 CHNUM2[1:0] CHNUM1[1:0] SRCNUM[3:0]						000000000		
R34	SPDTXCHAN 4	22	0	0 0 CLKACU[1:0] FREQ[3:0]					000110001			
R35	SPDTXCHAN 5	23	0		ORGSA	MP[3:0]			TXWL[2:0]		MAXWL	000001011
R36	SPDMODE	24	0	0	0	1	1	1	RXINS	EL[1:0]	SPDIFIN1MODE	000111001
R37	INTMASK	25	MASK[8:0]					000000000				
R38	GPO1	26	FILLMODE						000010000			
R39	GPO2	27	ALWAYSVALID		GP040				GPO30	DP[3:0]		000110010



R40	GPO3	28	0	0 GPO6OP[3:0] GPO5OP[3:0]							001010100	
R41	GPO4	29	0		GPO80	P[3:0]			GP07	0P[3:0]		001110110
R42	GPO5	2A	0		GPO100	OP[3:0]			GPO90	OP[3:0]		010011000
R43	INTSTAT	2B				Error Flag Int	erupt Statı	us Register				-
R44	SPDRXCHAN 1	2C				Channel	Status Reg	gister 1				-
R45	SPDRXCHAN 2	2D				Channel	Status Reg	gister 2				-
R46	SPDRXCHAN 3	2E				Channel	Status Reg	gister 3				-
R47	SPDRXCHAN 4	2F		Channel Status Register 4						-		
R48	SPDRXCHAN 5	30		Channel Status Register 5							-	
R49	SPDSTAT	31		S/PDIF Status Register							-	
R50	PWRDN 1	32	0	0 0 ALLDACPD 1 DACPD[2:0] ADCPD PWDN					001111110			
R51	PWRDN 2	33	0	0	0	SPDIFRXD	SPDIFTXD	SPDIFPD	PLLBPD	PLLAPD	OSCPD	000111110
R52	READBACK	34	0	0 0 0 READEN CONTREAD READMUX[2:0]						000000000		
R53	RESET	35		RESET						n/a		

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R0 PLLA 1/ DEVID1	8:0	PLLA_K[8:0]	100100001	Fractional (K) part of PLLA input/output frequency ratio (treat as one 22-digit binary number).
00h				Reading from these registers will return the device ID.
R1	8:0	PLLA_K[17:9]	101111110	R0 returns 10000101 = 80h
PLLA 2/				R1 returns 10000000 = 85h Device ID readback is not possible in continuous readback mode
DEVID2 01h				(CONTREAD=1).
R2	3:0	PLLA_K[21:18]	1101	-
PLLA 3/ DEVREV 02h	7:4	PLLA_N[3:0]	0111	Integer (N) divisor part of PLLA input/output frequency ratio. Use values greater than 5, less than 13.
D0	_	DDEOCALE A		Reading from this register will return the device revision number.
R3 PLLA 4	0	PRESCALE_A	0	0 = no pre-scale 1 = divide MCLK by 2 prior to PLLA
03h	1	POSTSCALE_A	0	0 = no post scale 1= divide MCLK by 2 after PLLA
	2	FRACEN_A	1	0 = Integer N PLLA 1 = Fractional K PLLA
	4:3	FREQMODE_A[1:0]	10	Range Selector for PLLACLK (not valid when TXSRC=00) $00 = 192KHz$ $01 = 88.2KHz to 96KHz$ $10 = 44.1KHz to 48KHz$ $11 = 32KHz$
R4 PLLB 1 04h	8:0	PLLB_K[8:0]	100100001	Fractional (K) part of PLLB input/output frequency ratio (treat as one 22-digit binary number).
R5 PLLB 2 05h	8:0	PLLB_K[17:9]	101111110	
R6	3:0	PLLB_K[21:18]	1101	
PLLB 3 06h	7:4	PLLB_N[3:0]	0111	Integer (N) divisor part of PLLB input/output frequency ratio. Use values greater than 5, less than 13.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R7 PLLB 4	0	PRESCALE_B	0	0 = no pre-scale 1 = divide MCLK by 2 prior to PLLB
07h	1	POSTSCALE_B	0	0 = no post scale 1= divide MCLK by 2 after PLLB
	2	FRACEN_B	1	0 = Integer N PLLB 1 = Fractional K PLLB
-	4:3	FREQMODE_B	10	Range Selector for PLLBCLK
	4.5	[1:0]	10	(not valid when TXSRC=00)
		[1.0]		00 = 192KHz
				01 = 88.2KHz to 96KHz
				10 = 44.1KHz to 48KHz
				11 = 32KHz
	6:5	MCLKOUTSRC	00	MCLK pin output source
				00 = MCLK pin configured as an input. The system should be
				powered down before changing from this register setting.
				01 = PLLACLK 10 = PLLBCLK
				11 = OSCCLK
-	8:7	CLKOUTSRC	11	CLKOUT pin source
	0.7	CLROUTSRC	11	00 = no output (tristate)
				01 = PLLACLK
				10 = PLLBCLK
				11 = OSCCLK
R8	1:0	DAC_CLKSEL	00	DAC clock source
CLKSEL				00 = MCLK pin
08h				01 = PLLACLK
				10 = PLLBCLK
				11 = MCLK pin
	3:2	ADC_CLKSEL	00	ADC clock source
				00 = ADCMLCK pin
				01 = PLLACLK 10 = PLLBCLK
				11 = MCLK pin
	5:4	TX_CLKSEL	01	S/PDIF Transmitter clock source
	0.1	TA_OLINOLL	0.1	00 = ADCMLCK pin
				01 = PLLACLK
				10 = PLLBCLK
				11 = MCLK pin
R9	2:0	PAIFRX_RATE	010	Master Mode LRCLK Rate
PAIF 1		[2:0]		000 = 128fs
09h				001 = 192fs
				010 = 256fs
				011 = 384fs 100 = 512fs
				100 = 512IS 101 = 768fs
				110 = 1152fs
	4:3	PAIFRX_BCLKSEL	00	Master Mode BCLK Rate
		[1:0]		00 = 64 BCLKs/LRCLK
		1		01 = 128 BCLKs/LRCLK
				10 = 256 BCLKs/LRCLK
				11 = BCLK = System Clock



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	5	PAIFRXMS	0	PAIF Receiver Master/Slave Mode Select
				0 = Slave Mode
				1 = Master Mode
	7:6	PAIFRXMS_	00	PAIF Receiver Master Mode clock source
		CLKSEL		00 = MCLK pin
				01 = PLLACLK 10 = PLLBCLK
				11 = MCLK pin
R10	2:0	PAIFTX_RATE	010	Master Mode LRCLK Rate
PAIF 2	2.0	[2:0]	0.10	000 = 128fs
0Ah		[=.0]		001 = 192fs
				010 = 256fs
				011 = 384fs
				100 = 512fs
				101 = 768fs
				110 = 1152fs
	4:3	PAIFTX_BCLKSEL	00	Master Mode BCLKRate
		[1:0]		00 = 64 BCLKs/LRCLK
				01 = 128 BCLKs/LRCLK
				10 = 256 BCLKs/LRCLK
				11 = BCLK = System Clock
	5	PAIFTXMS	0	PAIF Transmitter Master/Slave Mode Select:
				0 = Slave Mode
R11	2:0	CAIE DATE	010	1 = Master Mode Master Mode LRCLK Rate
SAIF1	2.0	SAIF_RATE [2:0]	010	000 = 128fs
0Bh		[2.0]		000 - 12013 001 = 192fs
05.1				010 = 256fs
				011 = 384fs
				100 = 512fs
				101 = 768fs
				110 = 1152fs
	4:3	SAIF_BCLKSEL	00	Master Mode BCLK Rate
		[1:0]		00 = 64 BCLKs/LRCLK
				01 = 128 BCLKs/LRCLK
				10 = 256 BCLKs/LRCLK
				11 = BCLK = System Clock
	5	SAIFMS	0	SAIF Master/Slave Mode Select
				0 = Slave Mode
	7:0	CAIEMO	4.4	1 = Master Mode
	7:6	SAIFMS_	11	SAIF Master Mode clock source
		CLKSEL		00 = ADCMCLK pin 01 = PLLACLK
		[1:0]		10 = PLLBCLK
				11 = MCLK pin
				I I = IVIOLIX PIII



			DESCRIPTION
R12 1:0	PAIFRXFMT	10	PAIF Receiver Audio Data Format Select
PAIF 3	[1:0]		11: DSP Format
0Ch			10: I ² S Format
			01: Left justified
			00: Right justified
3:2	PAIFRXWL	10	PAIF Receiver Audio Data Word Length
	[1:0]		11: 32 bits (see Note)
			10: 24 bits
			01: 20 bits
			00: 16 bits
4	PAIFRXLRP	0	In LJ/RJ/I ² S modes
			0 = LRCLK not inverted
			1 = LRCLK inverted
			In DSP Format:
			0 = DSP Mode A
			1 = DSP Mode B
5	PAIFRXBCP	0	PAIF Receiver BCLK polarity
			0 = BCLK not inverted
			1 = BCLK inverted
6	DACOSR	0	DAC Oversampling Rate Control
			0= 128x oversampling
			1= 64x oversampling
8:7	DAC_SRC	11	DAC1 Source:
	[1:0]		00 = S/PDIF received data.
			10 = SAIF Receiver data
			11 = PAIF Receiver data
			Note: When DAC_SRC = 00, DAC2/3/4 may be turned off, depending on RX2DAC_MODE
R13 1:0	PAIFTXFMT	10	PAIF Transmitter Audio Data Format Select
PAIF 4	[1:0]		11: DSP Format
0Dh	,		10: I ² S Format
			01: Left justified
			00: Right justified
3:2	PAIFTXWL	10	PAIF Transmitter Audio Data Word Length
	[1:0]		11: 32 bits (see Note)
			10: 24 bits
			01: 20 bits
			00: 16 bits
4	PAIFTXLRP	0	In LJ/RJ/I ² S modes
			0 = LRCLK not inverted
			1 = LRCLK inverted
			In DSP Format:
			0 = DSP Mode A
			1 = DSP Mode B
5	PAIFTXBCP	0	PAIF Receiver BCLK polarity
			0 = BCLK not inverted
			1 = BCLK inverted
8:7	PAIFTX_SRC	01	Primary Audio Interface Transmitter Source
	[1:0]		00 = S/PDIF received data.
			01 = ADC digital output data.
			10 = SAIF Receiver data



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R14 SAIF 2 0Eh	1:0	SAIFFMT [1:0]	10	SAIF Audio Data Format Select 11: DSP Format 10: I ² S Format 01: Left justified 00: Right justified
	3:2	SAIFWL [1:0]	10	SAIF Audio Data Word Length 11: 32 bits (see Note) 10: 24 bits 01: 20 bits 00: 16 bits
	4	SAIFLRP	0	In LJ/RJ/I ² S modes 0 = LRCLK not inverted 1 = LRCLK inverted In DSP Format: 0 = DSP Mode A 1 = DSP Mode B
	5	SAIFBCP	0	SAIF BCLK polarity 0 = BCLK not inverted 1 = BCLK inverted
	6	SAIF_EN	0	SAIF Enable 0 = SAIF disabled 1 = SAIF enabled
	8:7	SAIFTX_SRC [1:0]	00	Secondary Audio Interface Transmitter Source 00 = S/PDIF received data. 01 = ADC digital output data. 11 = PAIF Receiver data
R15 DAC	1:0	DAC1SEL [1:0]	00	DAC digital input select 00 = DAC takes data from DIN1
CONTROL 1	3:2	DAC2SEL [1:0]	01	01 = DAC takes data from DIN2 10 = DAC takes data from DIN3
0Fh	5:4	DAC3SEL [1:0]	10	
	8	RX2DAC_MODE	0	DAC oversampling rate and power down control (only valid when DAC_SRC = 00, S/PDIF receiver) 0 = SFRM_CLK determines oversampling rate, DACs 2/3 powered down 1 = PAIFRX_LRCLK determines oversampling rate, DACs 2/3 source PAIF Receiver



DAC CONTROL 2 10h	REGISTER ADDRESS	BIT	LABEL	DEFAULT		DESCRIPTION			
CONTROL 2 10h	R16	3:0	PL[3:0]	1001	PL[3:0]	Left O/P	Right O/P		
2					0000	Mute	Mute		
10h					0001	Left	Mute		
Muste					0010	Right	Mute		
0101 Left Left	ion				0011	(L+R)/2	Mute		
0110 Right Left					0100	Mute	Left		
0111					0101	Left	Left		
1000 Mute Right 1001 Left Right 1001 Left Right 1001 Right Right 1011 (L+R)/2 Right 1011 (L+R)/2 Right 1100 Mute (L+R)/2 1110 Left (L+R)/2 1110 Right (L+R)/2 1111 (L+R)/2 (L+R)/					0110	Right	Left		
1001					0111	(L+R)/2	Left		
1010 Right Right 1011 (L+R)/2 Right 1011 (L+R)/2 Right 1100 Mute (L+R)/2 1101 Left (L+R)/2 1101 Left (L+R)/2 1111 (L+R)/2 (L+R)/2 (L+R)/2 1111 (L+R)/2 (L-R)/2					1000	Mute	Right		
1011					1001	Left	Right		
1100 Mute (L+R)/2 1101 Left (L+R)/2 1110 Right (L+R)/2 1111 (L+R)/2 (L+R)/2 1111 L+R)/2 (L+R)/2 1111 L+R)/2 L+R)/2 1111 L+R)/2 L+R)/2 L+R)/2 1111 L+R)/2 L+R)/2 L+R)/2 L					1010	Right	Right		
1101					1011	(L+R)/2	Right		
1110					1100	Mute	(L+R)/2		
1111					1101	Left	(L+R)/2		
6:4 DZFM[2:0] 000 Selects the source for ZFLAG 000 - All DACs Zero Flag 001 - DAC1 Zero Flag 011 - DAC3 Zero Flag 100 - ZFLAG = 0 101 - ZFLAG = 0 110 - ZFLAG = 0 110 - ZFLAG = 0 111 - ZFLAG = 0 112 - ZFLAG = 0 111 - ZFLAG = 0 000 De-emphasis mode select automute disabled 1 = Infinite zero detect automute enabled 1 = Infinite zero detect automute finite zero detect automute enabled 1 = Infinite zero detect automute enabled 1 = Infinite zero detect automute finite zero detect automute finite zero detect automute finite zero detect automute finite zero detect automute enabled 2 = Infinite zero detect automute finite zero detec					1110	Right	(L+R)/2		
000 - All DACs Zero Flag					1111	(L+R)/2	(L+R)/2		
001 - DAC1 Zero Flag		6:4	DZFM[2:0]	000	Selects the source for Zi	FLAG	•		
010 - DAC2 Zero Flag					000 - All DACs	s Zero Flag			
011 - DAC3 Zero Flag 100 - ZFLAG = 0 101 - ZFLAG = 0 110 - ZFLAG = 0 110 - ZFLAG = 0 110 - ZFLAG = 0 111 - ZFLAG = 0 0 Infinite zero detection circuit control and automute control 0 = Infinite zero detect automute disabled 1 = Infinite zero detect automute enabled 1 = Infinite ze					001 - DAC1 Ze	ero Flag			
100 - ZFLAG = 0 101 - ZFLAG = 0 101 - ZFLAG = 0 110 - ZFLAG = 0 110 - ZFLAG = 0 111 - ZFLA					010 - DAC2 Ze	ero Flag			
101 - ZFLAG = 0 110 - ZFLAG = 0 1110 - ZFLAG = 0 1110 - ZFLAG = 0 1111 - ZFLAG = 0 0 Infinite zero detection circuit control and automute control 0 = Infinite zero detect automute disabled 1 = Infinite zero detect automute enabled 1 = Infinite					011 - DAC3 Ze	ero Flag			
110 - ZFLAG = 0					100 - ZFLAG =	= 0			
Title Titl					101 - ZFLAG =	= 0			
Total Control Total Contro					110 - ZFLAG =	= 0			
R17					111 - ZFLAG =	= 0			
T = Infinite zero detect automute enabled		7	IZD	0	Infinite zero detection cir	cuit control and automute co	ontrol		
R17					0 = Infinite zer	o detect automute disabled			
DAC CONTROL 3 11h DEEMP[0] = 1, enable De-emphasis on DAC1 DEEMP[2] = 1, enable De-emphasis on DAC3 DEEMP[2] = 1, enable De-emphasis on DAC3 DEEMP[2] = 1, enable De-emphasis on DAC3 11h DEEMP[2] = 1, enable De-emphasis on DAC3 0 = De-emphasis controlled by DEEMP[2:0] 1 = De-emphasis enabled on all DACs R18 DAC CONTROL 4 12h PHASE [5:0] 111111 Controls phase of DAC outputs PHASE[0] = 1 inverts phase of DAC1L output PHASE[1] = 1 inverts phase of DAC2L output PHASE[2] = 1 inverts phase of DAC2L output PHASE[4] = 1 inverts phase of DAC3L output PHASE[4] = 1 inverts phase of DAC3L output PHASE[5] = 1 inverts phase of DAC3R output PHASE[5] = 1 inverts phase of DAC3R output PHASE[5] = 1 inverts phase of DAC3R output PHASE[6] = 1 inverts phase of					1 = Infinite zer	o detect automute enabled			
CONTROL 3 11h 4 DEEMPALL 0 0 DEEMP[2] = 1, enable De-emphasis on DAC3 4 DEEMPALL 0 0 DEEMP[2] = 1, enable De-emphasis on DAC3 1 = De-emphasis controlled by DEEMP[2:0] 1 = De-emphasis enabled on all DACs R18		2:0	DEEMP[2:0]	000	· .				
3 11h 4 DEEMPALL 0 0 0 De-emphasis controlled by DEEMP[2:0] 1 = De-emphasis enabled on all DACs R18 5:0 PHASE [5:0] 111111 Controls phase of DAC outputs DAC CONTROL 4 12h 12h R19 2:0 DMUTE[2:0] 000 DAC channel soft mute enables DAC CONTROL R19 DAC CONTROL AC DAC CONTROL R19 DAC CONTROL R19 DAC CONTROL DAC DMUTE[2:0] 000 DAC channel soft mute enables DAC DAC CONTROL R19 DAC CONTROL DAC CONTROL R19 1:0 DMUTE[2:0] 000 DAC channel soft mute enables DAC DAC CONTROL DMUTE[1] = 1, enable soft-mute on DAC1 DMUTE[1] = 1, enable soft-mute on DAC2									
11h 4 DEEMPALL 0 0 = De-emphasis controlled by DEEMP[2:0] 1 = De-emphasis enabled on all DACs R18 5:0 PHASE [5:0] 111111 Controls phase of DAC outputs PHASE[0] = 1 inverts phase of DAC1L output PHASE[1] = 1 inverts phase of DAC2L output PHASE[2] = 1 inverts phase of DAC2L output PHASE[3] = 1 inverts phase of DAC3L output PHASE[4] = 1 inverts phase of DAC3L output PHASE[5] = 1 inverts phase of DAC3L output PHASE[5] = 1 inverts phase of DAC3R output PHASE[5] = 1 inverts phase of DAC3R output PHASE[6] = 1 inverts phase of DAC3R outpu									
R18 5:0 PHASE [5:0] 1111111 Controls phase of DAC outputs PHASE[0] = 1 inverts phase of DAC1L output PHASE[1] = 1 inverts phase of DAC2L output PHASE[2] = 1 inverts phase of DAC2L output PHASE[3] = 1 inverts phase of DAC3L output PHASE[4] = 1 inverts phase of DAC3L output PHASE[4] = 1 inverts phase of DAC3L output PHASE[5] = 1 inverts phase of DAC3R output PHASE[5] = 1 inverts phase of DAC3R output PHASE[5] = 1 inverts phase of DAC3R output PHASE[6] = 1 inverts phase of DAC3R output PHASE[6									
R18 DAC CONTROL 4 12h R19 DAC DAC CONTROL AR19 DAC CONTROL BRIGHT AR19 DAC CONTROL AR19 DAC CONTROL BRIGHT AR19 DAC DAC DMUTE[2:0] DMUTE[2:0] DMUTE[2:0] DMUTE[1] = 1, enable soft-mute on DAC1 DMUTE[1] = 1, enable soft-mute on DAC2		4	DEEMPALL	0					
DAC CONTROL 4 12h PHASE[0] = 1 inverts phase of DAC1L output PHASE[1] = 1 inverts phase of DAC2L output PHASE[2] = 1 inverts phase of DAC2L output PHASE[3] = 1 inverts phase of DAC2R output PHASE[4] = 1 inverts phase of DAC3L output PHASE[5] = 1 inverts phase of DAC3L output PHASE[5] = 1 inverts phase of DAC3R output R19 DAC DAC CONTROL DMUTE[2:0] DMUTE[0] = 1, enable soft-mute on DAC1 DMUTE[1] = 1, enable soft-mute on DAC2					· ·				
CONTROL 4 12h PHASE[1] = 1 inverts phase of DAC1R output PHASE[2] = 1 inverts phase of DAC2L output PHASE[3] = 1 inverts phase of DAC2R output PHASE[4] = 1 inverts phase of DAC3L output PHASE[5] = 1 inverts phase of DAC3L output PHASE[5] = 1 inverts phase of DAC3R output PHASE[5] = 1 inverts phase of DAC3R output DAC channel soft mute enables DAC CONTROL DMUTE[0] = 1, enable soft-mute on DAC1 DMUTE[1] = 1, enable soft-mute on DAC2		5:0	PHASE [5:0]	111111					
PHASE[2] = 1 inverts phase of DAC2L output PHASE[3] = 1 inverts phase of DAC2R output PHASE[4] = 1 inverts phase of DAC3L output PHASE[5] = 1 inverts phase of DAC3L output PHASE[5] = 1 inverts phase of DAC3R output PHASE[5] = 1 inverts phase of DAC3R output DAC channel soft mute enables DAC CONTROL DMUTE[0] = 1, enable soft-mute on DAC1 DMUTE[1] = 1, enable soft-mute on DAC2						•			
12h 12h PHASE[2] = 1 inverts phase of DAC2E output PHASE[3] = 1 inverts phase of DAC3R output PHASE[4] = 1 inverts phase of DAC3L output PHASE[5] = 1 inverts phase of DAC3R output PHASE[5] = 1 inverts phase of DAC3R output DAC channel soft mute enables DAC DMUTE[0] = 1, enable soft-mute on DAC1 DMUTE[1] = 1, enable soft-mute on DAC2									
PHASE[3] = 1 inverts phase of DAC2R output PHASE[4] = 1 inverts phase of DAC3L output PHASE[5] = 1 inverts phase of DAC3R output R19									
PHASE[5] = 1 inverts phase of DAC3R output R19									
R19 2:0 DMUTE[2:0] 000 DAC channel soft mute enables DAC DMUTE[0] = 1, enable soft-mute on DAC1 DMUTE[1] = 1, enable soft-mute on DAC2						•			
DAC CONTROL DMUTE[0] = 1, enable soft-mute on DAC1 DMUTE[1] = 1, enable soft-mute on DAC2	R10	2⋅0	DMI ITE(2·01	000					
CONTROL DMUTE[1] = 1, enable soft-mute on DAC2		2.0	DIVIO I E[2.0]	500					
5 SMOTE[1] 1, Chable 301 Mate on BAC2	_								
	5				DMUTE[1] = 1, enable soft-mute on DAC2 DMUTE[2] = 1, enable soft-mute on DAC3				
13h 4 MUTEALL 0 DAC channel master soft mute. Mutes all DAC channels	13h	4	MUTFALI	0			nels		
0 = disable soft-mute on all DACs									
1 = enable soft-mute on all DACs									
5 DZCEN 0 DAC Digital Volume Zero Cross Enable		5	DZCEN	0					
0 = Zero Cross detect disabled									
					1 = Zero Cross detect er				



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	6	DACATC	0	Attenuator Control
				0 = All DACs use attenuations as programmed.
				1 = Right channel DACs use corresponding left DAC attenuations
	7	MPDENB	0	MUTE pin decode enable
				0 = MUTE activates soft-mute on DAC selected by DZFM
				1 = MUTE activates softmute on all DACs
R20 DIGITAL	7:0	LDA1[7:0]	11111111 (0dB)	Digital Attenuation control for DAC1 Left Channel (DACL1) in 0.5dB steps. See Table 23
ATTENUATION DACL 1	8	UPDATE	Not latched	Controls simultaneous update of all Attenuation Latches
14h				0 = Store LDA1 in intermediate latch (no change to output)
				1 = Apply LDA1 and update attenuation on all channels
R21 DIGITAL	7:0	RDA1[6:0]	11111111 (0dB)	Digital Attenuation control for DAC1 Right Channel (DACR1) in 0.5dB steps. See Table 23
ATTENUATION DACR 1	8	UPDATE	Not latched	Controls simultaneous update of all Attenuation Latches
15h				0 = Store RDA1 in intermediate latch (no change to output)
				1 = Apply RDA1 and update attenuation on all channels
R22 DIGITAL	7:0	LDA2[7:0]	11111111 (0dB)	Digital Attenuation control for DAC2 Left Channel (DACL2) in 0.5dB steps. See Table 23
ATTENUATION	8	UPDATE	Not latched	Controls simultaneous update of all Attenuation Latches
DACL 2 16h				0 = Store LDA2 in intermediate latch (no change to output)
1011				1 = Apply LDA2 and update attenuation on all channels
R23 DIGITAL	7:0	RDA2[7:0]	11111111 (0dB)	Digital Attenuation control for DAC2 Right Channel (DACR2) in 0.5dB steps. See Table 23
ATTENUATION	8	UPDATE	Not latched	Controls simultaneous update of all Attenuation Latches
DACR 2				0 = Store RDA2 in intermediate latch (no change to output)
17h				1 = Apply RDA2 and update attenuation on all channels
R24 DIGITAL	7:0	LDA3[7:0]	11111111 (0dB)	Digital Attenuation control for DAC3 Left Channel (DACL3) in 0.5dB steps. See Table 23
ATTENUATION	8	UPDATE	Not latched	Controls simultaneous update of all Attenuation Latches
DACL 3 18h				0 = Store LDA3 in intermediate latch (no change to output)
1011				1 = Apply LDA3 and update attenuation on all channels
R25 DIGITAL	7:0	RDA3[7:0]	11111111 (0dB)	Digital Attenuation control for DAC3 Right Channel (DACR3) in 0.5dB steps. See Table 23
ATTENUATION	8	UPDATE	Not latched	Controls simultaneous update of all Attenuation Latches
DACR 3 19h				0 = Store RDA3 in intermediate latch (no change to output)
1911				1 = Apply RDA3 and update attenuation on all channels
R28 MASTER	7:0	MASTDA[7:0]	11111111 (0dB)	Digital Attenuation control for all DAC channels in 0.5dB steps. See Table 23
DIGITAL	8	UPDATE	Not latched	Controls simultaneous update of all Attenuation Latches
ATTENUATION				0 = Store gain in intermediate latch (no change to output)
1Ch				1 = Apply gain and update attenuation on all channels
R29	0	AMUTEL	0	ADC Mute select
ADC				0 : Normal Operation
CONTROL 1				1: mute ADC left
1Dh	1	AMUTER	0	ADC Mute select
1011				0 : Normal Operation
				1: mute ADC right
	2	AMUTEALL	0	ADC Mute select
				0 : Normal Operation
				1: mute both ADC channels



REGISTER ADDRESS	BIT	LABEL	DEFAULT		DESCRIPTION
	3	ADCOSR	0	ADC oversample rate s 0 = 128/64 x ov 1 = 64/32 x ove	ersampling
	4	ADCHPD	0	ADC high-pass filter dis 0 = high-pass filter 1 = high-pass filter	enabled
	7:5	ADCRATE[2:0]	010	ADC Rate Control (only only interface sourcing to 000 = 128fs 001 = 192fs 010 = 256fs 011 = 384fs 100 = 512fs 101 = 768fs 110 = 1152fs	used when the S/PDIF Transmitter is the the ADC)
	8	VMIDSEL	1	VMID Impedance Select 0 = High impedance, pot 1 = Low impedance, fast	ower saving
R30 SPDTXCHAN 0 1Eh	1:0	TXSRC[1:0]	10	S/PDIF Transmitter Dat 00 = S/PDIF received d 01 = ADC digital output 10 = Secondary Audio I 11 = Audio Interface rec	ata (see REAL_THROUGH) data. Interface
	2	OVWCHAN	0	Bit with values determin 0 = Channel data equal	00. Overwrites the 'through-path' Channel ned by the channel-bit control registers. to recovered channel data. from channel status registers.
	3	REAL_ THROUGH	0		Control tes output of S/PDIF Transmitter trees output of S/PDIF IN Mux
R31 SPDTXCHAN 1	0	CON/PRO	0	0 = Consumer Mode 1 = Professional Mode ((not supported by WM8580)
1Fh	1	AUDIO_N	0	0 = S/PDIF transmitted 1 = S/PDIF transmitted	
	2	CPY_N	0	0 = Transmitted data ha	as copyright asserted. as no copyright assertion.
	5:3	DEEMPH[2:0]	000	001 = Data from Audio 010 = Reserved (Audio 011 = Reserved (Audio	interface has no pre-emphasis. interface has pre-emphasis. interface has pre-emphasis). interface has pre-emphasis). erved and should not be used.
	7:6	CHSTMODE [1:0]	00	00 = Only valid mode for	or consumer applications.
R32 SPDTXCHAN 2 20h	7:0	CATCODE [7:0]	00000000	00h indicates "general"	
R33 SPDTXCHAN 3	3:0	SRCNUM [3:0]	0000	Source Number. No def	finitions are attached to data.
21h	5:4	CHNUM1[1:0]	00	Channel Number for S	
				CHNUM1	Channel Status Bits[23:20]
				00	0000 = Do not use channel number
				01	0001 = Send to Left Channel
				10	0010 = Send to Right Channel



REGISTER ADDRESS	BIT	LABEL	DEFAULT		DESCRIPTION	
				11	0000 = Do not use cha	nnel number
	7:6	CHNUM2[1:0]	00	Channel Number 1	for Subframe 2	
				CHNUM2	Channel Status Bits[23:20]
				00	0000 = Do not use cha	nnel number
				01	0001 = Send to Left C	nannel
				10	0010 = Send to Right	Channel
				11	0000 = Do not use cha	nnel number
R34	3:0	FREQ[3:0]	0001		cy. See S/PDIF specification for	or details.
SPDTXCHAN 4					requency not indicated.	
22h	5:4	CLKACU[1:0]	11	Clock Accuracy of	Generated clock.	
				00 = Level II		
				01 = Level I		
				10 = Level III	es rate not matched to complin	a fraguanay
Dae	0	MAXWL	1		e rate not matched to samplin	g frequency.
R35 SPDTXCHAN 5	U	IVIAAVVL	1	Maximum Audio sa 0 = 20 bits	ampie word iengin	
23h				1 = 24 bits		
2011	3:1	TXWL[2:0]	101	Audio Sample Wor	d Lenath	
	0	., =[=.0]		000 = Word Length	•	
				TXWL[2:0]	MAXWL==1	MAXWL==
						0
				001	20 bits	16 bits
				010	22 bits	18 bits
				100	23 bits	19 bits
				101	24 bits	20 bits
				110	21 bits	17 bits
				All other combination		
	7:4	ORGSAMP	0000		Frequency. See S/PDIF specif	ication for details.
		[3:0]			npling frequency not indicated	
R36	0	SPDIFIN1MODE	1		ircuit type for the SPDIFIN1 in	out
SPDMODE 24h				0 = CMOS-compati	ible input out. Compatible with 500mVpp	AC coupled
2411					input signals as defined in IEC	'
	2:1	RXINSEL[1:0]	00		put mux select. Note that the	
					figured using GPOxOP to be	•
					if selected by RXINSEL.	
				00 = SPDIFIN1	=D0\	
				01 = SPDIFIN2 (MF	,	
				10 = SPDIFIN3 (MF 11 = SPDIFIN4 (MF	<i>'</i>	
R37	8:0	MASK[8:0]	000000000	`	sked, it does not update the Er	ror Register or
INTMASK	0.0	WW.Cht[o.o]	00000000	contribute to the int	'	Tor register or
25h				0 = unmask, 1 = ma	ask.	
				MASK[0] = mask co	ontrol for UPD_UNLOCK	
				MASK[1] = mask co	ontrol for INT_INVALID	
					ontrol for INT_CSUD	
				1	ontrol for INT_TRANS_ERR	
					ontrol for UPD_AUDIO_N	
					ontrol for UPD_PCM_N	
					ontrol for UPD_CPY_N	
					ontrol for UPD_DEEMPH	
Doo	3.0	CDO1ODI3:03	0000	1 1	ontrol for UPD_REC_FREQ	
R38	3:0	GPO10P[3:0]	0000	0000 = INTB		



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
GPO1	7:4	GPO2OP[3:0]	0001	0001 = V
26h		G: 020: [0.0]	0001	0010 = U
				0011 = C
				0100 = P
				0101 = SFRM_CLK
				0110 = 192BLK
				0111 = UNLOCK
				1000 = CSUD
				1001 = REC_FREQ192
				1010 = ZFLAG
				1011 = NON_AUDIO
				1100 = CPY_N
				1101 = DEEMP
				1110 = Set GPO as S/PDIF input (standard CMOS input buffer). Only applicable for GPO3/4/5.
				1111 = Set GPO as S/PDIF input ('comparator' input for AC
				coupled consumer S/PDIF signals). Only applicable for GPO3/4/5
	8	FILLMODE	0	Determines what S/PDIF Receiver should do with corrupted or invalid data:
				0 = Data from S/PDIF Receiver remains static at last valid sample.
				1 = Data from S/PDIF Receiver is output as all zeros.
R39	3:0	GPO3OP[3:0]	0010	0000 = INTB
GPO2	7:4	GPO4OP[3:0]	0011	0001 = V
27h				0010 = U
				0011 = C
				0100 = P
				0101 = SFRM_CLK
				0110 = 192BLK
				0111 = UNLOCK
				1000 = CSUD
				1001 = REC_FREQ192 1010 = ZFLAG
				1010 = ZFLAG 1011 = NON AUDIO
				1100 = CPY_N
				1101 = DEEMP
				1110 = Set GPO as S/PDIF input (standard CMOS input buffer).
				Only applicable for GPO3/4/5.
				1111 = Set GPO as S/PDIF input ('comparator' input for AC
				coupled consumer S/PDIF signals). Only applicable for GPO3/4/5
	8	ALWAYSVALID	0	Used to ignore the INVALID flag.
				0 = Use INVALID flag.
				1 = Ignore INVALID flag.
R40	3:0	GPO5OP[3:0]	0100	0000 = INTB
GPO3	7:4	GPO6OP[3:0]	0101	0001 = V
28h				0010 = U
R41	3:0	GPO7OP[3:0]	0110	0011 = C
GPO4	7:4	GPO8OP[3:0]	0111	0100 = P
29h				0101 = SFRM_CLK
R42	3:0	GPO9OP[3:0]	1000	0110 = 192BLK



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
GPO5	7:4	GPO100P	1001	0111 = UNLOCK
2Ah		[3:0]		1000 = CSUD
				1001 = REC_FREQ192
				1010 = ZFLAG
				1011 = NON_AUDIO
				1100 = CPY_N
				1101 = DEEMP
				1110 = Set GPO as S/PDIF input (standard CMOS input buffer). Only applicable for GPO3/4/5.
				1111 = Set GPO as S/PDIF input ('comparator' input for AC coupled consumer S/PDIF signals). Only applicable for GPO3/4/5
R43	0	UPD_UNLOCK	-	UNLOCK flag update signal
INTSTAT				0 = INTB not caused by update to UNLOCK flag
2Bh				1 = INTB caused by update to UNLOCK flag
	1	INT_INVALID	_	INVALID flag interrupt signal
		IIII IIII		0 = INTB not caused by INVALID flag
				1 = INTB caused by INVALID flag
	2	INT CSUD		CSUD flag interrupt signal
		IIVI_COOD	-	0 = INTB not caused by CSUD flag
				, ,
		INT TOANS FOO		1 = INTB caused by CSUD flag
	3	INT_TRANS_ERR	-	TRANS_ERR flag interrupt signal
				0 = INTB not caused by TRANS_ERR flag
				1 = INTB caused by TRANS_ERR flag
	4	UPD_NON_AUDIO	-	NON_AUDIO update signal
				0 = INTB not caused by update to NON_AUDIO flag
				1 = INTB caused by update to NON_AUDIO flag
	5	UPD_CPY_N	-	CPY_N update signal
				0 = INTB not caused by update to CPY_N flag
				1 = INTB caused by update to CPY_N flag
	6	UPD_DEEMPH	-	DEEMPH update signal
				0 = INTB not caused by update to DEEMPH flag
				1 = INTB caused by update to DEEMPH flag
	7	UPD_REC_FREQ	-	REC_FREQ update signal
				0 = INTB not caused by update to REC_FREQ flag
				1 = INTB caused by update to REC_FREQ flag
R44	0	CON/PRO	-	0 = Consumer Mode
SPDRXCHAN 1				1 = Professional Mode
2C				The WM8580 is a consumer mode device. Detection of
				professional mode may give erroneous behaviour.
	1	AUDIO_N	-	Recovered S/PDIF Channel status bit 1.
				0 = Data word represents audio PCM samples.
				1 = Data word does not represent audio PCM samples.
	2	CPY_N	-	0 = Copyright is asserted for this data.
		_		1 = Copyright is not asserted for this data.
	3	DEEMPH	_	0 = Recovered S/PDIF data has no pre-emphasis.
				1 = Recovered S/PDIF data has pre-emphasis.
	5:4	Reserved	_	Reserved for additional de-emphasis modes.
	7:6	CHSTMODE		00 = Only valid mode for consumer applications.
	1 .0	[1:0]	-	33 311, Valid Mode for consumer applications.
R45	7:0	CATCODE		Category Code. Refer to S/PDIF specification for details.
SPDRXCHAN 2	7.0	[7:0]	-	O0h indicates "general" mode.
2Dh		[7.0]		Con indicates general mode.
בטוו	<u> </u>			



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION		
R46 SPDRXCHAN 3	3:0	SRCNUM [3:0]	-	Indicates number of S/PDIF source.		
2Eh	7:4	CHNUM1[3:0]	-	Channel number for channel 1. 0000 = Take no account of channel number (channel 1 defaults to left DAC) 0001 = channel 1 to left channel 0010 = channel 1 to right channel		l 1 defaults to
R47 SPDRXCHAN 4	3:0	FREQ[3:0]	-	Sampling Frequency. See S/PDIF specification for details. 0001 = Sampling Frequency not indicated.		
2Fh	5:4	CLKACU[1:0]	-	Clock Accuracy of received clock. 00 = Level II 01 = Level II 10 = Level III 11 = Interface frame rate not matched to sampling frequency.		
R48 SPDRXCHAN 5 30h	0	MAXWL	-	Maximum Audio sample word length 0 = 20 bits 1 = 24 bits		
	3:1	9:1 RXWL[2:0]	-	Audio Sample Word Length. 000: Word Length Not Indicated RXWL[2:0] MAXWL==1 MAXWL==		
				001	20 bits	0 16 bits
				010	20 bits	18 bits
				100	23 bits	19 bits
				101	24 bits	20 bits
				110	21 bits	17 bits
				All other combinations are reserved and may give erroneou operation. Data will be truncated internally when these bits		
	7:4	ORGSAMP [3:0]	-	Original Sampling Frequency. See S/PDIF specification for details. 0000 = original sampling frequency not indicated		
R49 SPDSTAT 31h	0	AUDIO_N	-	Recovered Channel Status bit-1. 0 = Data word represents audio PCM samples. 1 = Data word does not represent audio PCM samples.		es.
	1	PCM_N	-	Indicates that non-audio code (defined in IEC-61937) has been detected. 0 = Sync code not detected. 1 = Sync code detected – received data is not audio PCM.		
	2	CPY_N	-	Recovered Channel Status bit-2. 0 = Copyright is asserted for this data. 1 = Copyright is not asserted for this data. Note this signal is inverted and will cause an interrupt on logic 0.		
	3	DEEMPH	-	Recovered Channel Status bit-3 0 = Recovered S/PDIF data has no pre-emphasis. 1 = Recovered S/PDIF data has pre-emphasis		
	5:4	REC_FREQ [1:0]		Indicates recovered S/PDIF clock frequency: 00 = 192kHz 01 = 96kHz / 88.2kHz 10 = 48kHz / 44.1kHz 11 = 32kHz		



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	6	UNLOCK	-	Indicates that the S/PDIF Clock Recovery circuit is unlocked or that the input S/PDIF signal is not present. 0 = Locked onto incoming S/PDIF stream.
				1 = Not locked to the incoming S/PDIF stream or the incoming S/PDIF stream is not present.
R50 PWRDN 1	0	PWDN	0	Chip Powerdown Control (works in tandem with the other powerdown registers):
32h				0 = All digital circuits running, outputs are active 1 = All digital circuits in power save mode, outputs muted
	1	ADCPD	1	ADC powerdown:
				0 = ADC enabled 1 = ADC disabled
	4:2	DACPD[2:0]	111	DAC powerdowns (0 = DAC enabled, 1 = DAC disabled)
				DACPD[0] = DAC1 DACPD[1] = DAC2
				DACPD[2] = DAC3
	6	ALLDACPD	1	Overrides DACPD[3:0]
				0 = DACs under control of DACPD[3:0] 1= All DACs are disabled.
R51	0	OSCPD	0	OSC power down
PWRDN 2				0 = OSC enabled
33h				1 = OSC disabled
	1	PLLAPD	1	0 = PLLA enabled
	0	DLLDDD	4	1 = PLLA disabled 0 = PLLB enable
	2	PLLBPD	1	1 = PLLB disable
	3	SPDIFPD	1	S/PDIF Clock Recovery PowerDown
				0 = S/PDIF enabled
				1 = S/PDIF disabled
	4	SPDIFTXD	1	S/PDIF Transmitter powerdown
				0 = S/PDIF Transmitter enabled 1 = S/PDIF Transmitter disabled
	5	SPDIFRXD	1	S/PDIF Receiver powerdown
		G. 2 U.2	·	0 = S/PDIF Receiver enabled
				1 = S/PDIF Receiver disabled
R52	2:0	READMUX	000	Determines which status register is to be read back:
READBACK		[2:0]		000 = Error Register
34h				001 = Channel Status Register 1 010 = Channel Status Register 2
				011 = Channel Status Register 3
				100 = Channel Status Register 4
				101 = Channel Status Register 5
				110 = S/PDIF Status Register
	3	CONTREAD	0	Continuous Read Enable.
				0 = Continuous read-back mode disabled 1 = Continuous read-back mode enabled
	4	READEN	0	Read-back mode enable.
			Ŭ	0 = read-back mode disabled
				1 = read-back mode enabled
R53 RESET 35h	8:0	RESET	n/a	Writing to this register will apply a reset to the device registers.




DIGITAL FILTER CHARACTERISTICS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
ADC Filter								
Passband	±0.01 dB	0		0.4535fs				
	-6dB		0.5fs					
Passband ripple				±0.01	dB			
Stopband		0.5465fs						
Stopband Attenuation	f > 0.5465fs	-65			dB			
DAC Filter								
Passband	±0.05 dB			0.444fs				
	-3dB		0.487fs					
Passband ripple				±0.05	dB			
Stopband		0.555fs						
Stopband Attenuation	f > 0.555fs	-60			dB			

Table 77 Digital Filter Characteristics

DAC FILTER RESPONSES



0.2 0.15 0.1 0.1 0.05 0.0

Figure 36 DAC Digital Filter Frequency Response
- 44.1, 48 and 96KHz




Figure 37 DAC Digital Filter Ripple -44.1, 48 and 96kHz





Figure 38 DAC Digital Filter Frequency Response
- 192KHz

Figure 39 DAC Digital Filter Ripple – 192kHz



DIGITAL DE-EMPHASIS CHARACTERISTICS






Figure 40 De-Emphasis Frequency Response (32kHz)




Figure 41 De-Emphasis Error (32KHz)




Figure 42 De-Emphasis Frequency Response (44.1KHz)




Figure 43 De-Emphasis Error (44.1KHz)





Figure 44 De-Emphasis Frequency Response (48kHz)

Figure 45 De-Emphasis Error (48kHz)

ADC FILTER RESPONSES






Figure 46 ADC Digital Filter Frequency Response

Figure 47 ADC Digital Filter Ripple

ADC HIGH PASS FILTER

The WM8580 has a selectable digital high pass filter to remove DC offsets. The filter response is characterised by the following polynomial.

$$H(z) = \frac{1 - z^{-1}}{1 - 0.9995z^{-1}}$$




Figure 48 ADC Highpass Filter Response

RECOMMENDED EXTERNAL COMPONENTS




Figure 49 Recommended External Components

WM8580





Figure 50 Recommended External Components

PACKAGE DIMENSIONS



	Dimensions					
Symbols	(mm)					
	MIN	NOM	MAX			
Α			1.20			
A ₁	0.05		0.15			
A_2	0.95	1.00	1.05			
b	0.17	0.22	0.27			
С	0.09		0.20			
D	9.00 BSC					
D_1	7.00 BSC					
E	9.00 BSC					
E ₁	7.00 BSC					
е	0.50 BSC					
L	0.45	0.60	0.75			
Θ	0°	3.5°	7°			
	Tolerances of Form and Position					
ccc	0.08					
REF:	JEDEC.95, MS-026					

- NOTES:
 A. ALL LINEAR DIMENSIONS ARE IN MILLIMETERS.
 B. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.
 C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION, NOT TO EXCEED 0.25MM.
 D. MEETS JEDEC.95 MS-026, VARIATION = ABC. REFER TO THIS SPECIFICATION FOR FURTHER DETAILS.

IMPORTANT NOTICE

Wolfson Microelectronics Ltd (WM) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current. All products are sold subject to the WM terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

WM warrants performance of its products to the specifications applicable at the time of sale in accordance with WM's standard warranty. Testing and other quality control techniques are utilised to the extent WM deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

In order to minimise risks associated with customer applications, adequate design and operating safeguards must be used by the customer to minimise inherent or procedural hazards.

WM assumes no liability for applications assistance or customer product design. WM does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of WM covering or relating to any combination, machine, or process in which such products or services might be or are used. WM's publication of information regarding any third party's products or services does not constitute WM's approval, license, warranty or endorsement thereof.

Reproduction of information from the WM web site or datasheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated WM product or service, is an unfair and deceptive business practice, and WM is not responsible nor liable for any such use.

Resale of WM's products or services with <u>statements different from or beyond the parameters</u> stated by WM for that product or service voids all express and any implied warranties for the associated WM product or service, is an unfair and deceptive business practice, and WM is not responsible nor liable for any such use.

ADDRESS:

Wolfson Microelectronics plc

Westfield House

26 Westfield Road

Edinburgh

EH11 2QB

United Kingdom

Tel :: +44 (0)131 272 7000 Fax :: +44 (0)131 272 7001

Email :: sales@wolfsonmicro.com

