


PRELIMINARY

W320-03

200-MHz Spread Spectrum Clock Synthesizer/Driver with Differential CPU Outputs

| Features | Benefits | | | |
|--|---|--|--|--|
| Compliant to Intel® CK-Titan Clock Synthesizer/Driver Specifications | Supports next generation Pentium® processors using differer tial clock drivers | | | |
| Multiple output clocks at different frequencies | Motherboard clock generator | | | |
| Three pairs of differential CPU outputs, up to 200 MHz Ten synchronous PCI clocks, three free-running Six 3V66 clocks Two 48-MHz clocks | — Support Multiple CPUs and a chipset — Support for PCI slots and chipset — Supports AGP, DRCG reference and Hub Link — Supports USB host controller and graphic controller — Supports ISA slots and I/O chip | | | |
| — One reference clock at 14.318 MHz — One VCH clock | — Supports 15A slots and 1/O chip | | | |
| Spread Spectrum clocking (down spread) | Enables reduction of EMI and overall system cost | | | |
| Power-down features (PCI_STOP#, CPU_STOP# PWR_DWN#) | Enables ACPI compliant designs | | | |
| Three Select inputs (Mode select & IC Frequency Select) | Supports up to four CPU clock frequencies | | | |
| OE and Test Mode support | Enables ATE and "bed of nails" testing | | | |
| 56-pin SSOP package and 56-pin TSSOP package | Widely available, standard package enables lower cost | | | |



Injet and Pentium are registered trademarks of Intel Corporation.
Direct Rambus is a trademark of Rambus, Inc.



Pin Summary

| Name | Pins | Description |
|---|------------------------------|--|
| REF | 56 | 3.3V 14.318-MHz clock output |
| XTAL_IN | 2 | 14.318-MHz crystal input |
| XTAL_OUT | 3 | 14.318-MHz crystal input |
| CPU, CPU# [0:2] | 44, 45, 48, 49, 51, 52 | Differential CPU clock outputs |
| 3V66_0 | 33 | 3.3V 66-MHz clock output |
| 3V66_1/VCH | 35 | 3.3V selectable through SMBus to be 66 MHz or 48 MHz |
| 66IN/3V66_5 | 24 | 66-MHz input to buffered 66BUFF and PCI or 66-MHz clock from internal VCO |
| 66BUFF [2:0] /3V66 [4:2] | 21, 22, 23 | 66-MHz buffered outputs from 66Input or 66-MHz clocks from internal VCO |
| PCI_F [0:2] | 5, 6, 7, | 33 MHz clocks divided down from 66Input or divided down from 3V66 |
| PCI [0:6] | 10, 11, 12, 13, 16, 17, 18 | PCI clock outputs divided down from 66Input or divided down from 3V66 |
| USB | 39 | Fixed 48-MHz clock output |
| DOT | 38 | Fixed 48-MHz clock output |
| S2 | 40 | Special 3.3V 3 level input for Mode selection |
| S1, S0 | 54, 55 | 3.3V LVTTL inputs for CPU frequency selection |
| IREF | 42 | A precision resistor is attached to this pin which is connected to the internal current reference |
| MULT0 | 43 | 3.3V LVTTL input for selecting the current multiplier for the CPU outputs |
| PWR_DWN# | 25 | 3.3V LVTTL input for Power_Down# (active LOW) |
| PCI_STOP# | 34 | 3.3V LVTTL input for PCI_STOP# (active LOW) |
| CPU_STOP# | 53 | 3.3V LVTTL input for CPU_STOP# (active LOW) |
| PWRGD# | 28 | 3.3V LVTTL input is a level sensitive strobe used to determine when S[2:0] and MULTI0 inputs are valid and OK to be sampled (Active LOW). Once PWRGD# is sampled LOW, the status of this output will be ignored. |
| SDATA | 29 | SMBus compatible SDATA |
| SCLK | 30 | SMBus compatible Sclk |
| VDD_REF, VDD_PCI, VDD_3V66, VDD_CPU | 1, 8, 14, 19, 32, 46, 50 | 3.3V power supply for outputs |
| VDD_48 MHz | 37 | 3.3V power supply for 48 MHz |
| VDD_CORE | 26 | 3.3V power supply for PLL |
| GND_REF, GND_PCI, GND_3V66, GND_IREF, VDD_CPU | 4, 9, 15, 20, 31, 36, 41, 47 | Ground for outputs |
| GND_CORE | 27 | Ground for PLL |



Function Table^[1]

| S2 | S 1 | S0 | CPU (MHz) | 3V66[0:1] (MHz) | 66BUFF[0:2]/ 3V66[2:4] (MHz) | 66IN/3V66_5 (MHz) | PCI_F/PCI (MHz) | REF0(MHz) | USB/DOT (MHz) | Notes: |
|-----|------------|----|--------------|--------------------|------------------------------------|----------------------|--------------------|------------|------------------|----------|
| 1 | 0 | 0 | 66 MHz | 66 MHz | 66 IN | 66 MHz Input | 66 IN/2 | 14.318 MHz | 48 MHz | 2, 3, 4 |
| 1 | 0 | 1 | 100 MHz | 66 MHz | 66 IN | 66 MHz Input | 66 IN/2 | 14.318 MHz | 48 MHz | 2, 3, 4 |
| 1 | 1 | 0 | 200 MHz | 66 MHz | 66 IN | 66 MHz Input | 66 IN/2 | 14.318 MHz | 48 MHz | 2, 3, 4 |
| 1 | 1 | 1 | 133 MHz | 66 MHz | 66 IN | 66 MHz Input | 66 IN/2 | 14.318 MHz | 48 MHz | 2, 3, 4 |
| 0 | 0 | 0 | 66 MHz | 66 MHz | 66 MHz | 66 MHz | 33 MHz | 14.318 MHz | 48 MHz | 2, 3, 4 |
| 0 | 0 | 1 | 100 MHz | 66 MHz | 66 MHz | 66 MHz | 33 MHz | 14.318 MHz | 48 MHz | 2, 3, 4 |
| 0 | 1 | 0 | 200 MHz | 66 MHz | 66 MHz | 66 MHz | 33 MHz | 14.318 MHz | 48 MHz | 2, 3, 4 |
| 0 | 1 | 1 | 133 MHz | 66 MHz | 66 MHz | 66 MHz | 33 MHz | 14.318 MHz | 48 MHz | 2, 3, 4 |
| Mid | 0 | 0 | Hi-Z | Hi-Z | Hi-Z | Hi-Z | Hi-Z | Hi-Z | Hi-Z | 1, 5 |
| Mid | 0 | 1 | TCLK/2 | TCLK/4 | TCLK/4 | TCLK/4 | TCLK/8 | TCLK | TCLK/2 | 6, 7, 8, |
| Mid | 1 | 0 | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | |
| Mid | 1 | 1 | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | |

Swing Select Functions

| Mult0 | Board Target Trace/Term Z | Reference R, IREF ₌ V _{DD} /(3*Rr) | Output Current | V _{OH} @ Z |
|-------|------------------------------|--|--------------------------|---------------------|
| 0 | 60Ω | Rr = 221 1%, IREF = 5.00 mA | I _{OH} = 4*IREF | 1.0V @ 50 |
| 1 | 50Ω | Rr = 475 1%, IREF = 2.32 mA | I _{OH} = 6*IREF | 0.7V @ 50 |

Clock Driver Impedances

| | | | Impedance | | | |
|-------------------|-----------------------|-------------|---|------------------|---|--|
| Buffer Name | V _{DD} Range | Buffer Type | $\begin{array}{c} \textbf{Minimum} \\ \Omega \end{array}$ | Typical Ω | $\begin{array}{c} \mathbf{Maximum} \\ \Omega \end{array}$ | |
| CPU, CPU# | | Type X1 | | 50 | | |
| REF | 3.135-3.465 | Type 3 | 20 | 40 | 60 | |
| PCI, 3V66, 66BUFF | 3.135-3.465 | Type 5 | 12 | 30 | 55 | |
| USB | 3.135-3.465 | Type 3A | 12 | 30 | 55 | |
| DOT | 3.135–3.465 | Type 3B | 12 | 30 | 55 | |

Clock Enable Configuration

| PWR_DWN# | CPU_STOP# | PCI_STOP# | CPU | CPU# | 3V66 | 66BUFF | PCI_F | PCI | USB/DOT | VCOS/ OSC |
|----------|-----------|-----------|--------|-------|------|--------|-------|-----|---------|--------------|
| 0 | X | Х | IREF*2 | FLOAT | LOW | LOW | LOW | LOW | LOW | OFF |
| 1 | 0 | 0 | IREF*2 | FLOAT | ON | ON | ON | OFF | ON | ON |
| 1 | 0 | 1 | IREF*2 | FLOAT | ON | ON | ON | ON | ON | ON |
| 1 | 1 | 0 | ON | ON | ON | ON | ON | OFF | ON | ON |
| 1 | 1 | 1 | ON | ON | ON | ON | ON | ON | ON | ON |

- TCLK is a test clock driven in on the XTALIN input in test mode.

 "Normal" mode of operation.

 Range of reference frequency allowed is min. = 14.316 nominal = 14.31818 MHz, max = 14.32 MHz.

 Frequency accuracy of 48 MHz must be +167PPM to match USB default.

 Mid is defined a Voltage level between 1.0V and 1.8V for 3 level input functionality. Low is below 0.8V. High is above 2.0V.

 TCLK is a test clock over driven on the XTAL_IN input during test mode.

 Required for DC output impedance verification.

 These modes are to use the SAME internal dividers as the CPU = 200 MHz mode. The only change is to slow down the internal VCO to allow under clock margining.



Serial Data Interface (SMBus)

To enhance the flexibility and function of the clock synthesizer, a two signal SMBus interface is provided according to SMBus specification. Through the Serial Data Interface, various device functions such as individual clock output buffers, etc can be individually enabled or disabled. W320-03 support both block read and block write operations.

The registers associated with the Serial Data Interface initialize to their default setting upon power-up, and therefore use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required. The interface can also be used during system operation for power management functions.

Data Protocol

The clock driver serial protocol accepts only block writes from the controller. The bytes must be accessed in sequential order from lowest to highest byte, (most significant bit first) with the ability to stop after any complete byte has been transferred. Indexed bytes are not allowed.

A block write begins with a slave address and a WRITE condition. The R/W bit is used by the SMBus controller as a data direction bit. A zero indicates a WRITE condition to the clock device. The slave receiver address is 11010010 (D2h).

A command code of 0000 0000 (00h) and the byte count bytes are required for any transfer. After the command code, the core logic issues a byte count which describes number of additional bytes required for the transfer, not including the command code and byte count bytes. For example, if the host has 20 data bytes to send, the first byte would be the number 20 (14h), followed by the 20 bytes of data. The byte count byte is reguired to be a minimum of 1 byte and a maximum of 32 bytes It may not be 0. Figure 1 shows an example of a block write.

A transfer is considered valid after the acknowledge bit corresponding to the byte count is read by the controller.




Figure 1. An Example of a Block Write

Data Byte Configuration Map

Data Byte 0: Control Register (0 = Enable, 1 = Disable)

| Bit | Affected Pin# | Name | Description | Туре | Power On Default |
|-------|--|------------------------------------|--|------|---------------------|
| Bit 7 | 5, 6, 7, 10, 11, 12, 13, 16, 17, 18, 33, 35 | PCI [0:6] CPU[2:0] 3V66[1:0] | Spread Spectrum Enable 0 = Spread Off, 1 = Spread On | R/W | 0 |
| Bit 6 | | TBD | TBD | R | 0 |
| Bit 5 | 35 | 3V66_1/VCH | VCH Select 66 MHz/48 MHz 0 = 66 MHz, 1 = 48 MHz | R/W | 0 |
| Bit 4 | 44, 45, 48, 49, 51, 52 | CPU [2:0] CPU# [2:0] | CPU_STOP# Reflects the current value of the external CPU_STOP# pin | R | N/A |
| Bit 3 | 10, 11, 12, 13, 16, 17, 18 | PCI [6:0] | PCI_STOP# (Does not affect PCI_F [2:0] pins) | R/W | N/A |
| Bit 2 | | | S2 Reflects the value of the S2 pin sampled on Power-up | R | N/A |
| Bit 1 | | | S1 Reflects the value of the S1 pin sampled on Power-up | R | N/A |
| Bit 0 | | | So Reflects the value of the S1 pin sampled on Power-up | R | N/A |



Data Byte 1

| Bit | Pin# | Name | Description | Туре | Power On Default |
|-------|--------|---------------|--|------|---------------------|
| Bit 7 | | N/A | CPU Mult0 Value | R | N/A |
| Bit 6 | | N/A | TBD | R | 0 |
| Bit 5 | 44, 45 | CPU2 CPU2# | Allow Control of CPU2 with assertion of CPU_STOP# 0 = Not free running; 1 = Free running | R/W | 0 |
| Bit 4 | 48, 49 | CPU1 CPU1# | Allow Control of CPU1 with assertion of CPU_STOP# 0 = Not free running;1 = Free running | R/W | 0 |
| Bit 3 | 51, 52 | CPU0 CPU0# | Allow Control of CPU0 with assertion of CPU_STOP# 0= Not free running; 1 = Free running | R/W | 0 |
| Bit 2 | 44, 45 | CPU2 CPU2# | CPU2 Output Enable 1 = Enabled; 0 = Disabled | R/W | 1 |
| Bit 1 | 48, 49 | CPU1 CPU1# | CPU1Output Enable 1 = Enabled; 0= Disabled | R/W | 1 |
| Bit 0 | 51, 52 | CPU0 CPU0# | CPU0 Output Enable 1 = Enabled; 0 = Disabled | R/W | 1 |

Data Byte 2

| Bit | Pin# | Name | Pin Description | Туре | Power On Default |
|-------|------|------|---|------|---------------------|
| Bit 7 | | N/A | N/A | R | 0 |
| Bit 6 | 18 | PCI6 | PCI6 Output Enable 1 = Enabled; 0 = Disabled | R/W | 1 |
| Bit 5 | 17 | PCI5 | PCI5 Output Enable 1 = Enabled; 0 = Disabled | R/W | 1 |
| Bit 4 | 16 | PCI4 | PCI4 Output Enable 1 = Enabled; 0 = Disabled | R/W | 1 |
| Bit 3 | 13 | PCI3 | PCI3 Output Enable 1 = Enabled; 0 = Disabled | R/W | 1 |
| Bit 2 | 12 | PCI2 | PCI2 Output Enable 1 = Enabled; 0 = Disabled | R/W | 1 |
| Bit 1 | 11 | PCI1 | PCI1 Output Enable 1 = Enabled; 0 = Disabled | R/W | 1 |
| Bit 0 | 10 | PCI0 | PCI0 Output Enable 1 = Enabled; 0 = Disabled | R/W | 1 |

Data Byte 3

| Bit | Pin# | Name | Pin Description | Туре | Power On Default |
|-------|------|--------|---|------|---------------------|
| Bit 7 | 38 | DOT | DOT 48-MHz Output Enable | R/W | 1 |
| Bit 6 | 39 | USB | USB 48-MHz Output Enable | R/W | 1 |
| Bit 5 | 7 | PCI_F2 | Allow control of PCI_F2 with assertion of PCI_STOP# 0 = Free running; 1 = Stopped with PCI_STOP# | R/W | 0 |
| Bit 4 | 6 | PCI_F1 | Allow control of PCI_F1 with assertion of PCI_STOP# 0 = Free running; 1 = Stopped with PCI_STOP# | R/W | 0 |
| Bit 3 | 5 | PCI_F0 | Allow control of PCI_F0 with assertion of PCI_STOP# 0 = Free running; 1 = Stopped with PCI_STOP# | R/W | 0 |
| Bit 2 | 7 | PCI_F2 | PCI_F2 Output Enable | R/W | 1 |



Data Byte 3 (continued)

| Bit | Pin# | Name | Pin Description | Туре | Power On Default |
|-------|------|--------|----------------------|------|---------------------|
| Bit 1 | 6 | PCI_F1 | PCI_F1Output Enable | R/W | 1 |
| Bit 0 | 5 | PCI_F0 | PCI_F0 Output Enable | R/W | 1 |

Data Byte 4

| Bit | Pin# | Name | Pin Description | Туре | Power On Default |
|-------|------|-------------|---|------|---------------------|
| Bit 7 | | TBD | N/A | R | 0 |
| Bit 6 | | TBD | N/A | R | 0 |
| Bit 5 | 33 | 3V66_0 | 3V66_0 Output Enable 1 = Enabled; 0 = Disabled | R/W | 1 |
| Bit 4 | 35 | 3V66_1/VCH | 3V66_1/VCH Output Enable 1 = Enabled; 0 = Disabled | R/W | 1 |
| Bit 3 | 24 | 66IN/3V66_5 | 3V66_5 Output Enable 1 = Enable; 0 = Disable NOTE: THIS BIT SHOULD BE USED WHEN PIN 24 IS CONFIGURED AS 3V66_5 OUTPUT. DO NOT CLEAR THIS BIT WHEN PIN 24 IS CONFIGURED AS 66IN IN-PUT. | R/W | 1 |
| Bit 2 | 23 | 66BUFF2 | 66-MHz Buffered 2 Output Enable 1 = Enabled; 0 = Disabled | R/W | 1 |
| Bit 1 | 22 | 66BUFF1 | 66-MHz Buffered 1 Output Enable 1 = Enabled; 0 = Disabled | R/W | 1 |
| Bit 0 | 21 | 66BUFF0 | 66-MHz Buffered 0 Output Enable 1 = Enabled; 0 = Disabled | R/W | 1 |

Data Byte 5

| Bit | Pin# | Name | Pin Description | Туре | Power On Default |
|-------|------|--------------|--|------|---------------------|
| Bit 7 | | N/A | N/A | R | 0 |
| Bit 6 | | N/A | N/A | R | 0 |
| Bit 5 | | 66BUFF [2:0] | Tpd 66IN to 66BUFF propagation delay control | R/W | 0 |
| Bit 4 | | 66BUFF [2:0] | | R/W | 0 |
| Bit 3 | | DOT | DOT edge rate control | R/W | 0 |
| Bit 2 | | DOT | | R/W | 0 |
| Bit 1 | | USB | USB edge rate control | R/W | 0 |
| Bit 0 | | USB | | R/W | 0 |



Byte 6: Vendor ID

| Bit | Description | Туре | Power On Default |
|-------|---------------------|------|---------------------|
| Bit 7 | Revision Code Bit 3 | R | 0 |
| Bit 6 | Revision Code Bit 2 | R | 0 |
| Bit 5 | Revision Code Bit 1 | R | 0 |
| Bit 4 | Revision Code Bit 0 | R | 1 |
| Bit 3 | Vendor ID Bit 3 | R | 0 |
| Bit 2 | Vendor ID Bit 2 | R | 1 |
| Bit 1 | Vendor ID Bit 1 | R | 0 |
| Bit 0 | Vendor ID Bit 0 | R | 0 |

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply Voltage-0.5 to +7.0V

Input Voltage-0.5V to VDD+0.5

| Storage Temperature (Non-Condensing)65°C to | +150°C |
|---|--------|
| Max. Soldering Temperature (10 sec) | +260°C |
| Junction Temperature | +150°C |
| Package Power Dissipation | 1Ω |
| Static Discharge Voltage | |
| (per MIL-STD-883, Method 3015) | >2000V |

Operating Conditions Over which Electrical Parameters are Guaranteed

| Parameter | Description | Min. | Max. | Unit V | |
|---|--|--------|----------|-----------|--|
| V _{DD_REF} , V _{DD_PCI} , V _{DD_CORE} , V _{DD_3V66} , V _{DD_CPU} , | 3.3V Supply Voltages | 3.135 | 3.465 | | |
| V _{DD_48 MHz} | 48 MHz Supply Voltage | 2.85 | 3.465 | V | |
| T _A | Operating Temperature, Ambient | 0 | 70 | °C | |
| C _{in} | Input Pin Capacitance | | 5 | pF | |
| C _{XTAL} | XTAL Pin Capacitance | | 22.5 | pF | |
| CL | Max. Capacitive Load on USBCLK, REF PCICLK, 3V66 | | 20 30 | pF | |
| (REF) Reference Frequency, Oscillator Nominal Value | | 14.318 | 14.318 | MHz | |



Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Condition | ons | Min. | Max. | Unit |
|--------------------|---------------------------|--|----------------------------------|------------|------|------|
| V _{IH} | High-level Input Voltage | Except Crystal Pads. Threshold voltage for crystal pads = V _{DD} /2 | | 2.0 | | V |
| V _{IL} | Low-level Input Voltage | Except Crystal Pads | | | 0.8 | V |
| V _{OH} | High-level Output Voltage | USB, REF, 3V66 | I _{OH} = -1 mA | 2.4 | | V |
| | | PCI | I _{OH} = -1 mA | 2.4 | | V |
| V _{OL} | Low-level Output Voltage | USB, REF, 3V66 | I _{OL} = 1 mA | | 0.4 | V |
| | | PCI | I _{OL} = 1 mA | | 0.55 | V |
| I _{IH} | Input High Current | $0 \le V_{IN} \le V_{DD}$ | · | - 5 | 5 | mA |
| I _{IL} | Input Low Current | $0 \le V_{IN} \le V_{DD}$ | | - 5 | 5 | mA |
| I _{OH} | High-level Output Current | CPU | Type X1, V _{OH} = 0.65V | 12.9 | | mA |
| | | For I _{OH} =6*IRef Configuration | Type X1, V _{OH} = 0.74V | | 14.9 | • |
| | | REF, DOT, USB | Type 3, V _{OH} = 1.00V | -29 | | |
| | | | Type 3, $V_{OH} = 3.135V$ | | -23 | • |
| | | 3V66, DOT, PCI Type 5, $V_{OH} = 1.00V$ | -33 | | İ | |
| | | | Type 5, $V_{OH} = 3.135V$ | | -33 | |
| I _{OL} | Low-level Output Current | REF, DOT, USB | Type 3, V _{OL} = 1.95V | 29 | | mA |
| | | | Type 3, $V_{OL} = 0.4V$ | | 27 | i |
| | | 3V66, PCI | Type 5, V _{OL} =1.95 V | 30 | | |
| | | | Type 5, V _{OL} = 0.4V | | 38 | i |
| l _{oz} | Output Leakage Current | Three-state | | | 10 | mA |
| I _{DD3} | 3.3V Power Supply Current | t VDD_CORE/VDD3.3 = 3.465V, F _{CPU} = 133 MHz | | | 360 | mA |
| I _{DDPD3} | 3.3V Shutdown Current | VDD_CORE/VDD3.3 = 3.465V | | | 20 | mA |




Switching Characteristics [9] Over the Operating Range

| Parameter Output | | Description Test Conditions | | Min. | Max. | Unit | |
|------------------------|------------------|---|---|-------|------|------|--|
| t ₁ | All | Output Duty Cycle ^[10] | Measured at 1.5V | 45 | 55 | % | |
| t ₃ | USB, REF, DOT | Falling Edge Rate | Between 2.4V and 0.4V | 0.5 | 2.0 | ps | |
| t ₃ | PCI,3V66 | Falling Edge Rate | Between 2.4V and 0.4V | 1.0 | 4.0 | V/ns | |
| t ₅ | 3V66[0:1] | 3V66-3V66 Skew | Measured at 1.5V | | 500 | ps | |
| t ₅ | 66BUFF[0:2] | 66BUFF-66BUFF Skew | Measured at 1.5V | | 175 | ps | |
| t ₆ | PCI | PCI-PCI Skew | Measured at 1.5V | | 500 | ps | |
| t ₇ | 3V66,PCI | 3V66-PCI Clock Jitter | 3V66 leads. Measured at 1.5V | 1.5 | 3.5 | ns | |
| t ₉ | 3V66 | Cycle-Cycle Clock Jitter | Measured at 1.5V t ₉ = t _{9A} - t _{9B} | | 250 | ps | |
| t ₉ | USB, DOT | Cycle-Cycle Clock Jitter | Measured at 1.5V t ₉ = t _{9A} - t _{9B} | | 350 | ps | |
| t ₉ | PCI | Cycle-Cycle Clock Jitter | Measured at 1.5V t ₉ = t _{9A} - t _{9B} | | 500 | ps | |
| t ₉ | REF | Cycle-Cycle Clock Jitter | Measured at 1.5V t ₉ = t _{9A} - t _{9B} | | 1000 | ps | |
| CPU 1.0V S | Switching Chara | cteristics | • | | 1 | | |
| t ₂ | CPU | RiseTime | Measured differential waveform from -0.35V to +0.35V | 175 | 467 | ps | |
| t ₃ | CPU | Fall Time | Measured differential waveform from -0.35V to +0.35V | 175 | 467 | ps | |
| t ₄ | CPU | CPU-CPU Skew | Measured at Crossover | | 150 | ps | |
| t ₈ | CPU | Cycle-Cycle Clock Jitter | Measured at Crossover t _{8 =} t _{8A} - t _{8B} | | 150 | ps | |
| | CPU | Rise/Fall Matching | Measured with test loads ^[13] | | 325 | mV | |
| V _{oh} | CPU | High-level Output Voltage including overshoot | Measured with test loads ^[13] | 0.92 | 1.45 | V | |
| V _{ol} | CPU | Low-level Output Voltage including undershoot | Measured with test loads ^[13] | -0.2 | 0.35 | V | |
| V _{crossover} | CPU | Crossover Voltage | Measured with test loads ^[13] | 0.51 | 0.76 | V | |
| CPU 0.7V \$ | Switching Chara | cteristics | | • | • | | |
| t ₂ | CPU | RiseTime | Measured single ended waveform from 0.175V to 0.525V | 175 | 700 | ps | |
| t ₃ | CPU | Fall Time | Measured single ended waveform from 0.175V to 0.525V | 175 | 700 | ps | |
| t ₄ | CPU | CPU-CPU Skew | Measured at Crossover | | 150 | ps | |
| t ₈ | CPU | Cycle-Cycle Clock Jitter | Measured at Crossover t _{8 =} t _{8A} - t _{8B} With all outputs running | | 150 | ps | |
| | CPU | Rise/Fall Matching | Measured with test loads ^[11, 12] | | 20 | % | |
| V _{oh} | CPU | High-level Output Voltage including overshoot | High-level Output Voltage Measured with test loads ^[12] | | 0.85 | V | |
| V _{ol} | CPU | Low-level Output Voltage including undershoot | Measured with test loads ^[12] | -0.15 | | V | |
| V _{crossover} | CPU | Crossover Voltage | Measured with test loads ^[12] | 0.28 | 0.43 | ٧ | |

- All parameters specified with loaded outputs.
 Duty cycle is measured at 1.5V when V_{DD} = 3.3V. When V_{DD} = 2.5V, duty cycle is measured at 1.25V.
 Determined as a fraction of 2*(Trp Trn)/(Trp +Trn) Where Trp is a rising edge and Trp is an intersecting falling edge.
 The 0.7V test load is R_s = 33.2Ω, R_p = 49.9Ω in test circuit.
 The 1.0V test load is shown on test circuit page.




Definition and Application of PWRGD# Signal






Switching Waveforms


Duty Cycle Timing (Single Ended Output)




Duty Cycle Timing (CPU Differential Output)




All Outputs Rise/Fall Time



CPU-CPU Clock Skew




3V66-3V66 Clock Skew






Switching Waveforms (continued)


PCI-PCI Clock Skew




3V66-PCI Clock Skew



CPU Clock Cycle-Cycle Jitter




Cycle-Cycle Clock Jitter






PWRDWN# Assertion^[14]



PWRDWN# De-Assertion^[14]



Note:

14. PCI_STOP# asserted LOW.



PWRGD# Timing Diagrams




Figure 2. CPU Power BEFORE Clock Power.





Figure 3. CPU Power AFTER Clock Power.



Layout Example





Ceramic Caps C1 = 10–22 μ F C2 = 0.005 μ F C5 = 0.1 μ F C6 = 10 μ F G = VIA to GND plane layer \dot{V} =VIA to respective supply plane layer

Note: Each supply plane or strip should have a ferrite bead and capacitors



Test Circuit^[15, 16]





Ordering Information

| Ordering Code | Package Type | Operating Range |
|---------------|------------------------------------|--------------------|
| | H - 56-Pin SSOP X- 56-Pin TSSOP | Commercial |


Notes:

 ^{15.} Each supply pin must have an individual decoupling capacitor.
 16. All capacitors must be placed as close to the pins as is physically possible. 0.7V amplitude: R_S = 33Ω R_P = 50Ω.



Package Diagrams


56-Lead Shrunk Small Outline Package O56






Package Diagrams (continued)

56-Pin Thin Shrink Small Outline Package





ALL DIMENSIONS IN MILLIMETERS

NOTES:

- 1. DIE THICKNESS ALLOWABLE IS 0.2790.0127 (.0110DIE THICKNESS ALLOWABLE IS 0.279.0005 INCHES)
 2. DIMENSIONING & TOLERANCES PER ASME, "YI 4.5M—1994.

 ATUM PLANE H. LOCATED AT MOLD PARTING LINE AND CONCIDENT
 WITH LEAD, WHERE LEAD EXITS PLASTIC BOO'N AT BOTTOM OF PARTING LINE.

- AD DATUM PLANE H. LICATED AT MICH PARTING LINE AND CONDENT WITH LEGA, WHERE LEAD EXTS PLASTIC BODY AT BOTTOM OF PARTING LINE.

 ADTILUS A-B AND D TO BE DETERMINED WHERE CONTERLINE EPIWEEN LEADS SUTS PLASTIC BODY AT DATUM PLANE H.

 BY "A" "" "A" REFERENCE DATUS AND DO NOT INCLUDE MICH FLASH OR PROTRUSIONS, AND ARE MEASURED AT THE BOTTOM PARTING LINE MICH PLASH OF PROTRUSIONS, AND ARE MEASURED AT THE BOTTOM PARTING LINE MICH PLASH OR PROTRUSIONS, AND ARE MEASURED AT THE BOTTOM PARTING LINE. MICH PLASH ON EXPENSION S. PAUL NOT EXCEED 0.15mm ON D. AND 0.25mm

 ON E. PER SIDE.

 DIMENSION IS THE LENGTH OF TERMINAL.

 FORMED LEADS SHALL BE PLANARE WITH RESPECT TO ONE MICH PLASH LINE PLANE WITH RESPECT TO ONE MICH WITH MICH PLANE.

 THE LEAD WIDTH INDENSION DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWING LEAD SHALL BE PLANE WITH DIMENSION AT MAXIMUM MATERIAL CONTINON. DAMBAR CANNOT BE LOCATED ON THE LOWER PROLISON AND AND ADACEMY LEAD SHALL BE PLANE WITH DIMENSION AT MICH MANUM MATERIAL CONTINON. AND AND ADACEMY LEAD 100 CONTINON OF CONTINON. THE PROTECTION OF CONTINON OF



| Document Title: W320-03 200-MHz Spread Spectrum Clock Synthesizer/Driver with Differential CPU Document Number: 38-07248 | | | | | | |
|--|---------|---------------|--------------------|---|--|--|
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change | | |
| ** | 110513 | 01/17/02 | SZV | Change from Spec number: 38-01022 to 38-07248 | | |