

# W40S11-02

# SDRAM Buffer - 2 DIMM (Mobile)

### **Features**

- Ten skew-controlled CMOS outputs (SDRAM0:9)
- Supports two SDRAM DIMMs
- Ideal for high-performance systems designed around Intel®'s latest mobile chip set
- SMBus serial configuration interface
- Skew between any two outputs is less than 250 ps
- 1 to 5 ns propagation delay
- DC to 133-MHz operation
- Single 3.3V supply voltage
- Low power CMOS design packaged in a 28-pin, 209-mil SSOP (Shrink Small Outline Package)

#### Overview

The Cypress W40S11-02 is a low-voltage, ten-output clock buffer. Output buffer impedance is approximately  $15\Omega$ , which is ideal for driving SDRAM DIMMs.

## **Key Specifications**

Supply Voltages:	V <sub>DD</sub> = 3.3V±5%
Operating Temperature:	0°C to +70°C
Input Threshold:	1.5V typical
Maximum Input Voltage:	V <sub>DD</sub> + 0.5V
Input Frequency:	0 to 133 MHz
BUF_IN to SDRAM0:9 Propagatio	n Delay: 1.0 to 5.0 ns
Output Edge Rate:	≥1.5 V/ns
Output Skew:	<u>±25</u> 0 ps
Output Duty Cycle:	45/55% worst case
Output Impedance:	15 ohms typical
Output Type:	CMOS rail-to-rail

#### **Pin Configuration Block Diagram Serial Port** Device Control VDD r VDD SCLOCK-OE SDRAM0 27 SDRAM7 SDRAM1 26 □ SDRAM6 SDRAMO GND 25 GND SDRAM1 VDD 24 5 SDRAM2 23 □ SDRAM5 SDRAM2 SDRAM3 22 □ SDRAM4 GND □ GND SDRAM3 \_ OE<sup>[1]</sup> BUF IN 9 20 SDRAM4 VDD F 10 19 ¬ VDĎ SDRAM5 SDRAM8 [ 11 18 □ SDRAM9 GND 12 17 □ GND SDRAM6 VDD 13 16 GND SDATA [1] ☐ SCLOCK[1] SDRAM7 SDRAM8 BUF\_IN SDRAM9 Internal pull-up resistor of 250K on SDATA, SCLOCK, and OE in-puts (should not be relied upon for pulling up to V<sub>DD</sub>).



### **Pin Definitions**

Pin Name	Pin No.	Pin Type	Pin Description	
SDRAM0:9	2, 3, 6, 7, 22, 23, 26, 27, 11, 18	0	<b>SDRAM Outputs:</b> Provides buffered copy of BUF_IN. The propagation delay from a rising input edge to a rising output edge is 1 to 5 ns. All outputs are skew controlled to within ±250 ps of each other.	
BUF_IN	9	I	Clock Input: This clock input has an input threshold voltage of 1.5V (typ).	
SDATA	14	I/O	<b>SMBus Data Input:</b> Data should be presented to this input as described in the SMBus section of this data sheet. Internal 250- $k\Omega$ pull-up resistor.	
SCLOCK	15	I	<b>SMBus Clock Input:</b> The SMBus Data clock should be presented to this input as described in the SMBus section of this data sheet. Internal 250-k $\Omega$ pull-up resistor.	
VDD	1, 5, 10, 13, 19, 24, 28	Р	<b>Power Connection:</b> Power supply for core logic and output buffers. Connected to 3.3V supply.	
GND	4, 8, 12, 16, 17, 21, 25	G	Ground Connection: Connect all ground pins to the common system ground plane.	
OE	20	I	Output Enable: Internal 250-k $\Omega$ pull-up resistor. Three-states outputs when LOW.	

# **Functional Description**

#### **Output Control Pins**

Outputs three-stated when OE = 0, and toggle when OE = 1. Outputs are in phase with BUF\_IN but are phase delayed by 1 to 5 ns. Outputs can also be controlled via the SMBus interface.

### **Output Drivers**

The W40S11-02 output buffers are CMOS type which deliver a rail-to-rail (GND to  $V_{DD}$ ) output voltage swing into a nominal capacitive load. Thus, output signaling is both TTL and CMOS level compatible. Nominal output buffer impedance is 15 ohms.

#### Operation

Data is written to the W40S11-02 in ten bytes of eight bits each. Bytes are written in the order shown in *Table 1*.

**Table 1. Byte Writing Sequence** 

Byte Sequence	Byte Name	Bit Sequence	Byte Description
1	Slave Address	11010010	Commands the W40S11-02 to accept the bits in Data Bytes 0–6 for internal register configuration. Since other devices may exist on the same common serial data bus, it is necessary to have a specific slave address for each potential receiver. The slave receiver address for the W40S11-02 is 11010010. Register setting will not be made if the Slave Address is not correct (or is for an alternate slave receiver).
2	Command Code	"Don't Care"	Unused by the W40S11-02, therefore bit values are ignored ("Don't Care"). This byte must be included in the data write sequence to maintain proper byte allocation. The Command Code Byte is part of the standard serial communication protocol and may be used when writing to another addressed slave receiver on the serial data bus.
3	Byte Count	"Don't Care"	Unused by the W40S11-02, therefore bit values are ignored ("Don't Care"). This byte must be included in the data write sequence to maintain proper byte allocation. The Byte Count Byte is part of the standard serial communication protocol and may be used when writing to another addressed slave receiver on the serial data bus.
4	Data Byte 0	Refer to Table 2	The data bits in these bytes set internal W40S11-23 registers that control
5	Data Byte 1		device operation. The data bits are only accepted when the Address Byte bit sequence is 11010010, as noted above. For description of bit control
6	Data Byte 2		functions, refer to Table 2, Data Byte Serial Configuration Map.
7	Data Byte 3	Don't Care	Refer to Cypress clock drivers.
8	Data Byte 4		
9	Data Byte 5		
10	Data Byte 6		

Rev 1.0, Dec. 01, 2006 Page 2 of 9



# **Writing Data Bytes**

Table 2 gives the bit formats for registers located in Data Bytes 0-6.

Each bit in the data bytes control a particular device function. Bits are written most significant bit (MSB) first, which is bit 7.

Table 2. Data Bytes 0–2 Serial Configuration Map<sup>[2]</sup>

Affected Pin			Bit Control		
Bit(s)	Pin No.	Pin Name	Control Function	0	1
Data Byte	0 SDRAM Act	tive/Inactive Rec	ister (1 = Enable, 0 = Disable		
7	N/A	Reserved	(Reserved)		
6	N/A	Reserved	(Reserved)		
5	N/A	Reserved	(Reserved)		
4	N/A	Reserved	(Reserved)		
3	7	SDRAM3	Clock Output Disable	Low	Active
2	6	SDRAM2	Clock Output Disable	Low	Active
1	3	SDRAM1	Clock Output Disable	Low	Active
0	2	SDRAM0	Clock Output Disable	Low	Active
Data Byte	1 SDRAM Act	tive/Inactive Req	jister (1 = Enable, 0 = Disable)		
7	27	SDRAM7	Clock Output Disable	Low	Active
6	26	SDRAM6	Clock Output Disable	Low	Active
5	23	SDRAM5	Clock Output Disable	Low	Active
4	22	SDRAM4	Clock Output Disable	Low	Active
3	N/A	Reserved	(Reserved)		
2	N/A	Reserved	(Reserved)		
1	N/A	Reserved	(Reserved)		
0	N/A	Reserved	(Reserved)		
Data Byte	2 SDRAM Act	tive/Inactive Rec	ister (1 = Enable, 0 = Disable		
7	18	SDRAM9	Clock Output Disable	Low	Active
6	11	SDRAM8	Clock Output Disable	Low	Active
5	N/A	Reserved	(Reserved)		
4	N/A	Reserved	(Reserved)		
3	N/A	Reserved	(Reserved)		
2	N/A	Reserved	(Reserved)		
1	N/A	Reserved	(Reserved)		
0	N/A	Reserved	(Reserved)		

Rev 1.0, Dec. 01, 2006 Page 3 of 9

At power-up all SDRAM outputs are enabled and active. It is recommended to program Bits 4–7 of Byte0 and Bits 0–3 of Byte1 to a "0" to save power and reduce noise.



## How To Use the Serial Data Interface

#### **Electrical Requirements**

Figure 1 illustrates electrical characteristics for the serial interface bus used with the W40S11-02. Devices send data over the bus with an open drain logic output that can (a) pull the bus line LOW, or (b) let the bus default to logic 1. The pull-up resistor on the bus (both clock and data lines) establish

a default logic 1. All bus devices generally have logic inputs to receive data.

Although the W40S11-02 is a receive-only device (no data write-back capability), it does transmit an "acknowledge" data pulse after each byte is received. Thus, the SDATA line can both transmit and receive data.

The pull-up resistor should be sized to meet the rise and fall times specified in AC parameters, taking into consideration total bus line capacitance.




Figure 1. Serial Interface Bus Electrical Characteristics

Rev 1.0, Dec. 01, 2006 Page 4 of 9



#### **Signaling Requirements**

As shown in *Figure 2*, valid data bits are defined as stable logic 0 or 1 condition on the data line during a clock HIGH (logic 1) pulse. A transitioning data line during a clock HIGH pulse may be interpreted as a start or stop pulse (it will be interpreted as a start or stop pulse if the start/stop timing parameters are met).

A write sequence is initiated by a "start bit" as shown in *Figure* 1. A "stop bit" signifies that a transmission has ended.

As stated previously, the W40S11-02 sends an "acknowledge" pulse after receiving eight data bits in each byte as shown in *Figure 2*.

### Sending Data to the W40S11-02

The device accepts data once it has detected a valid start bit and address byte sequence. Device functionality is changed upon the receipt of each data bit (registers are not double buffered). Partial transmission is allowed meaning that a transmission can be truncated as soon as the desired data bits are transmitted (remaining registers will be unmodified). Transmission is truncated with either a stop bit or new start bit (restart condition).




Figure 2. Serial Data Bus Valid Data Bit




Figure 1. Serial Data Bus Start and Stop Bit

Rev 1.0, Dec. 01, 2006 Page 5 of 9




Figure 2. Serial Data Bus Write Sequence




Figure 3. Serial Data Bus Timing Diagram

# **Absolute Maximum Ratings**

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other condi-

tions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Rating	Unit
V <sub>DD</sub> , V <sub>IN</sub>	Voltage on any pin with respect to GND	-0.5 to +7.0	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Operating Temperature	0 to +70	°C
T <sub>B</sub>	Ambient Temperature under Bias	-55 to +125	°C

Rev 1.0, Dec. 01, 2006 Page 6 of 9



# DC Electrical Characteristics: $T_A$ = 0°C to +70°C, $V_{DD}$ = 3.3V±5%

Parameter	Description	Test Condition/Comments	Min	Тур	Max	Unit
I <sub>DD</sub>	3.3V Supply Current	at 66 MHz		120	160	mA
I <sub>DD</sub>	3.3V Supply Current	at 100 MHz		185	220	mA
I <sub>DD Tristate</sub>	3.3V Supply Current in Three-State			5	10	mA
Logic Input	s		!		!	
V <sub>IL</sub>	Input Low Voltage		V <sub>SS</sub> - 0.3		0.8	V
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>DD</sub> + 0.5	V
I <sub>ILEAK</sub>	Input Leakage Current, BUF_IN		-5		+5	μA
I <sub>ILEAK</sub>	Input Leakage Current <sup>[3]</sup>		-20		+5	μA
Logic Outp	uts (SDRAM0:9) <sup>[4]</sup>					
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1 mA			50	mV
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1 mA	3.1			V
l <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 1.5V	70	110	185	mA
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 1.5V	65	100	160	mA
Pin Capacit	ance/Inductance				•	
C <sub>IN</sub>	Input Pin Capacitance				5	pF
C <sub>OUT</sub>	Output Pin Capacitance				6	pF
L <sub>IN</sub>	Input Pin Inductance				7	nΗ

# $\textbf{AC Electrical Characteristics:} \ \, \text{T}_{\text{A}} = 0 \, ^{\circ}\text{C to } + 70 \, ^{\circ}\text{C}, \, \text{V}_{\text{DD}} = 3.3 \text{V} \pm 5 \% \, \, \text{(Lump Capacitance Test Load = 30 pF)}$


Parameter	Description	Test Condition	Min	Тур	Max	Unit
f <sub>IN</sub>	Input Frequency		0		133	MHz
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.4V	1.5		4.0	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V	1.5		4.0	V/ns
t <sub>SR</sub>	Output Skew, Rising Edges				250	ps
t <sub>SF</sub>	Output Skew, Falling Edges				250	ps
t <sub>EN</sub>	Output Enable Time		1.0		8.0	ns
t <sub>DIS</sub>	Output Disable Time		1.0		8.0	ns
t <sub>PR</sub>	Rising Edge Propagation Delay		1.0		5.0	ns
t <sub>PF</sub>	Falling Edge Propagation Delay		1.0		5.0	ns
t <sub>D</sub>	Duty Cycle	Measured at 1.5V	45		55	%
Z <sub>o</sub>	AC Output Impedance			15		Ω

Rev 1.0, Dec. 01, 2006 Page 7 of 9

Note: 3. OE, SDATA, and SCLOCK logic pins have a 250-k $\Omega$  internal pull-up resistor (V<sub>DD</sub> – 0.8V). 4. All SDRAM outputs loaded by 6" transmission lines with 22-pF capacitors on ends.



# **Layout Example**



FB = Dale ILB1206 - 300 (300 $\Omega$  @ 100 MHz)

Ceramic Caps C3 =  $10-22 \mu F$  C4 =  $0.005 \mu F$ 

 $\bigcirc$  = VIA to GND plane layer  $\bigcirc$  = VIA to respective supply plane layer

**Note**: Each supply plane or strip should have a ferrite bead and capacitors All V<sub>DD</sub>s have –1 mF low ESR bypass at pin to ground All bypass caps = 0.1  $\mu$ F ceramic

Rev 1.0, Dec. 01, 2006 Page 8 of 9




## **Ordering Information**

Ordering Code	Freq. Mask Code	Package Name	Package Type
W40S11	-02	Н	28-pin SSOP (209-mil)
		X	28-pin TSSOP (173-mil)

### **Package Diagrams**

### 28-Lead Thin Shrunk Small Outline Package (4.40-mm Body)



# **Ordering Information**

Ordering Code	Freq. Mask Code	Package Name	Package Type
W40S11	-02	Н	28-pin SSOP (209-mil)
		Х	28-pin TSSOP (173-mil)

While SLI has reviewed all information herein for accuracy and reliability, Spectra Linear Inc. assumes no responsibility for the use of any circuitry or for the infringement of any patents or other rights of third parties which would result from each use. This product is intended for use in normal commercial applications and is not warranted nor is it intended for use in life support, critical medical instruments, or any other application requiring extended temperature range, high reliability, or any other extraordinary environmental requirements unless pursuant to additional processing by Spectra Linear Inc., and expressed written agreement by Spectra Linear Inc. Spectra Linear Inc. reserves the right to change any circuitry or specification without notice.

Rev 1.0, Dec. 01, 2006 Page 9 of 9