


Product Description

Sirenza Microdevices' XD010-24S-D2F 12W power module is a robust 2stage Class A/AB amplifier module for use in the driver stages of CDMA RF power amplifiers. The power transistors are fabricated using Sirenza's latest, high performance LDMOS process. This unit operates from a single voltage and has internal temperature compensation of the bias voltage to ensure consistant performance over the full temperature range. It is inter-WWW.BZSC.COM nally matched to 50 ohms.

Functional Block Diagram



Case Flange = Ground

XD010-24S-D2F

1930-1990 MHz Class A/AB 12W CDMA Driver Amplifier



Product Features

- 50 Ω RF impedance
- 12W Output P_{1dB}
- Single Supply Operation : Nominally 28V
- High Gain: 28 dB at 1960 MHz
- High Efficiency: 26% at 1960 MHz
- Advanced, XeMOS LDMOS II FETS
- **Temperature Compensation**

Applications

- Base Station PA driver
- Repeater
- **CDMA**
- **GSM / EDGE**

Key Specifications

mfield, CO 80021

Symbol	Parameter	Unit	Min.	Тур.	Max.
Frequency	Frequency of Operation	MHz	1930		1990
P _{1dB}	Output Power at 1dB Compression	W	10	12	
Gain	Gain at 1W Output Power	dB	26	28	
Gain Flatness	Peak to Peak Gain Variation, 1930-1990MHz	dB		0.4	1.0
IRL	Input Return Loss 1W Output Power, 1930-1990MHz	dB	10	14	
	Drain Efficiency at 10W CW output	%	20	26	
Efficiency	Drain Efficiency at 2W CDMA (Single Carrier IS-95, 9 Ch Fwd)	%	W.D.	12	
	Drain Efficiency at 1W CDMA (Single Carrier IS-95, 9 Ch Fwd)	%		6.5	
	ACPR at 1W CDMA Power Output (Single Carrier IS-95, 9 Ch Fwd, Offset=750KHz, ACPR Integrated Bandwidth)	dB		-58	
Linearity	ALT-1 at 2W CDMA (Single Carrier IS-95, 9 Ch Fwd, Offset=1980 KHz, ACPR Integrated Bandwidth)	dB		-70	
	3 rd Order IMD at 10W PEP (Two Tone; 1MHz)	dBc	-27	-32	
Delay	Signal Delay from Pin 1 to Pin 5	nS		2.9	
Phase Linearity	Deviation from Linear Phase (Peak to Peak)	Deg		0.5	
R _{TH, j-I}	Thermal Resistance Stage 1 (Junction to Case)	°C/W		11	
R _{TH, j-2}	Thermal Resistance Stage 2 (Junction to Case)	°C/W		4	




Quality Specifications

Parameter		Unit	Typical
ESD Rating	Human Body Model, JEDEC Document - JESD22-A114-B	V	8000
MTTF	85°C Baseplate, 200°C Channel	Н	1.2 X 10 ⁶

Pin Out Description

Pin#	Function	Description	
1	RF Input	Module RF input. Care must be taken to protect against video transients that may damage the active devices.	
2	V _{D1}	This is the bias feed for the 1 st stage of the amplifier module. The gate bias is temperature compensated to maintain constant current over the operating temperature range. See Note 1.	
3,4	V _{D2}	This is the bias feed for the 2 nd stage of the amplifier module. The gate bias is temperature compensated to maintain constant current over the operating temperature range. See Note 1.	
5	RF Output	Module RF output. Care must be taken to protect against video transients that may damage the active devices.	
Flange	Gnd	Exposed area on the bottom side of the package needs to be mechanically attached to the ground plane of the board for optimum thermal and RF performance. See mounting instructions for recommendation.	

Simplified Device Schematic



Case Flange = Ground

Absolute Maximum Ratings

, 100 0 10 10 11 1 1 1 1 1 1 1 1 1 1 1 1				
Parameters	Value	Unit		
1 st Stage Bias Voltage (V _{D1})	35	V		
2 nd Stage Bias Voltage (V _{D2})	35	V		
RF Input Power	+20	dBm		
Load Impedance for Continuous Operation Without Damage	5:1	VSWR		
Output Device Channel Temperature	+200	°C		
Operating Temperature Range	-20 to +90	°C		
Storage Temperature Range	-40 to +100	°C		

Operation of this device beyond any one of these limits may cause permanent damage. For reliable continuous operation see typical setup values specified in the table on page one.



Caution: ESD Sensitive

Appropriate precaution in handling, packaging and testing devices must be observed.

Court Phone: (800) SMI-MMIC

2

Note 1:

The internally generated gate voltage is thermally compensated to maintain constant quiescent current over the temperature range listed in the data sheet. No compensation is provided for gain changes with temperature. This can only be accomplished with AGC external to the module.

Note 2

Internal RF decoupling is included on all bias leads. No additional bypass elements are required, however some applications may require energy storage on the drain leads to accommodate time-varying waveforms.

Note 3


This module was designed to have its leads hand soldered to an adjacent PCB. The maximum soldering iron tip temperature should not exceed 700° C, and the soldering iron tip should not be in direct contact with the lead for longer than 10 seconds. Refer to app note AN060 (www.sirenza.com) for further installation instructions.



Typical Performance Curves


Gain, Output Power and Efficiency vs. Input Power

Freq=1960 MHz, Vdd=28 V, T_{Range} = 25°C




Gain and Efficiency vs. Output Power and Temperature

Freq=1960 MHz, Vdd=28 V, T_{Flange}=-20°C, 25°C, 90°C




ACPR and ALT1 vs. Output Power and Temperature

Freq=1960 MHz IS-95 Vdd=28 V, T_{Hange} =-20°C, 25°C, 90°C




Gain, Efficiency and ACPR vs. Frequency

Freq=1960 MHz, Vdd=28 V, T_{Flange}= 25°C




Gain and Efficiency vs. Output Power and Voltage

Freq=1960 MHz, Vdd=24V, 28 V, 32 V T_{Flange}= 25°C




Two Tone IMD vs. Output Power and Temperature

Freq=1960, 1961 MHz, Vdd=28 V, T_{Flange} =-20 $^{\circ}$ C, 25 $^{\circ}$ C, 90 $^{\circ}$ C






Test Board Schematic with module attachments shown



Test Board Bill of Materials

Component	Description	Manufacturer	
PCB	Rogers 4350, $\varepsilon_{\rm r}$ =3.5 Thickness=30mils	Rogers	
J1, J2	SMA, RF, Panel Mount Tab W / Flange	Johnson	
J3	MTA Post Header, 6 Pin, Rect- angle, Polarized, Surface Mount	AMP	
C1, C10	Cap, 10 μ F, 35V, 10%, Tant, Elect, D	Kemet	
C2, C20	Cap, 0.1 μ F, 100V, 10%, 1206	Johanson	
C3, C30	Cap, 1000pF, 100V, 10%, 1206	Johanson	
C25, C26	Cap, 68pF, 250V, 5%, 0603	ATC	
C21, C22	Cap, 0.1μ F, 100V, 10%, 0805	Panasonic	
C23, C24	Cap, 1000pF, 100V, 10%, 0603	AVX	
Mounting Screws	4-40 X 0.250"	Various	


Test Board Layout



To receive Gerber files, DXF drawings, a detailed BOM, and assembly recommendations for the test board with fixture, contact applications support at support@sirenza.com. Data sheet for evaluation circuit (XD010-EVAL) available from Sirenza website.




Package Outline Drawing



Recommended PCB Cutout and Landing Pads for the D2F Package

Note 3: Dimensions are in inches



Refer to Application note AN-060 "Installation Instructions for XD Module Series" for additional mounting info. App note availbale at at www.sirenza.com