ZARLINK SEMICONDUCTOR

ZL30107 **GbE Line Card Synchronizer**

Shortform Data Sheet

March 2007

A full Data Sheet is available to qualified customers. To register, please send an email to TimingandSync@zarlink.com.

Features

- Single chip low cost solution for synchronizing an Ethernet PHY to a standard telecom clock
- Generates an IEEE 802.3 jitter compliant 25 MHz Gigabit Ethernet output clock
- Supports three modes of operation: Asynchronous Freerun, Synchronous, and Asynchronous Holdover
- Defaults in Asynchronous Freerun mode
- In Asynchronous Freerun mode, the DPLL generates an output clock with a frequency accuracy equal to frequency accuracy of the external crystal oscillator (XO) or a low cost crystal (XTAL)
- In Synchronous mode, the DPLL automatically synchronizes to one of a pre-defined set of frequencies including 2 kHz, 8 kHz, 64 kHz, 1.544 MHz, 2.048 MHz, 6.48 MHz, 8.192 MHz, 16.384 MHz, 19.44 MHz, 38.88 MHz, 77.76 MHz.

Ordering Information

ZL30107GGG 64 Pin CABGA Trays
ZL30107GGG2 64 Pin CABGA* Trays
*Pb Free Tin/Silver/Copper

-40°C to +85°C

- · Configurable to accept a 25 MHz input reference
- Automatic entry into Asynchronous Holdover mode when all input references fail
- Input reference is manually selectable through the serial (SPI) interface
- Hitless input reference switching
- Lock indicator pin
- Input reference status monitors
- Programmable loop bandwidth of 14 Hz, 28 Hz, or 890 Hz

Applications

 Ethernet Line Cards Supporting Synchronous Transmission




Figure 1 - Block Diagram






Figure 2 - Pin Connections

Pin Description

Pin#	Name	I/O Type	Description
B1 A3 B4	REF0 REF1 REF2	I _d	Reference Inputs (LVCMOS, Schmitt Trigger). These reference inputs are used for synchronizing the PLL. These pins are internally pulled down to Vss.
D8	CLK	0	SONET/SDH/Ethernet Clock Output (LVCMOS). This output clock is configurable as 77.76 MHz, 25 MHz, and 50 MHz. Default is 77.76 MHz.
G5	RST	I	Reset (LVCMOS, Schmitt Trigger). A logic low at this input resets the device. To ensure proper operation, the device must be reset after power-up. Reset should be asserted for a minimum of 300 ns.
E1	LOCK	0	Lock Indicator (LVCMOS). This is the lock indicator pin for the PLL. This output goes high when the DPLL's output is frequency is phase locked to the input reference.
A5	LF1	Α	External Analog PLL Loop Filter terminal.
B5	LF2	Α	Analog PLL External Loop Filter Reference.
C5	LF3	А	Analog PLL External Loop Filter Reference.
H4	X1/CLK	I	Oscillator Master Clock Input (LVCMOS). This input accepts a 20 MHz reference from a clock oscillator (XO, XTAL). The stability and accuracy of the clock at this input determines the free-run accuracy and the long term holdover stability of the output clocks.
H5	X2	0	Oscillator Master Clock Output (LVCMOS). This pin is used for connection with an crystal. This pin must be left unconnected when the X1 pin is connected to a clock oscillator.
C1	SCK	I	Clock for Serial Interface (LVCMOS). Serial interface clock.
D2	SI	I	Serial Interface Input (LVCMOS). Serial interface data input pin.
D1	SO	0	Serial Interface Output (LVCMOS). Serial interface data output pin.
C2	CS	I _u	Chip Select for Serial Interface (LVCMOS). Serial interface chip select. This pin is internally pulled up to Vdd.
F5 A1 A2 A4 A7 B8 D7 E2 G7 H1 B2 G4 G2 G3 G8 H3 F2	IC		Internal Connection. Leave unconnected.

2

Pin#	Name	I/O Type	Description
H6 B3 H2	IC		Internal Connection. Connect to ground.
H7	NC		No Connection. Leave unconnected.
C3 C8 E8 F6 F8 G6 H8	V _{DD}	P P P P P	Positive Supply Voltage. +3.3 V _{DC} nominal.
E6 F3	V _{CORE}	P P	Positive Supply Voltage. +1.8 V _{DC} nominal.
B7 C4	AV_DD	P P	Positive Analog Supply Voltage. +3.3 V _{DC} nominal.
B6 C7 F1	AV _{CORE}	P P P	Positive Analog Supply Voltage. +1.8 V _{DC} nominal.
D3 D4 D5 D6 E3 E4 E5 E7 F4	V _{SS}	00000000000	Ground. 0 Volts.
A6 A8 C6 G1	AV _{SS}	G G G	Analog Ground. 0 Volts.

Input


I_d - Input, Internally pulled down

I_u - Input, Internally pulled up O - Output

A -Analog

P - Power

G - Ground



0.70 0.36 1.62 MON

0.75 0.41 1.72 MAX

64

Backago Codo	
2	

	Package Code	e GG	
us package codes	Package	0utline	Outline for 64ba
	9x9mm,	1.0 mm	Pitch,
N/A	4 layer, CABGA	CABGA	
		111039	

APPRD

DATE

15April05

ACN

CDCA

ZARLINKSEMICONDUCTOR

Previou

ISSUE

© Zarlink Semiconductor 2005 All rights reserved



For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE