查询ZL50021供应商



Enhanced 4 K Digital Switch with Stratum 3 DPLL

Data Sheet

January 2006

Features

- 4096-channel x 4096-channel non-blocking digital Time Division Multiplex (TDM) switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and/or 16.384 Mbps
- 32 serial TDM input, 32 serial TDM output streams
- Integrated Digital Phase-Locked Loop (DPLL) exceeds Telcordia GR-1244-CORE Stratum 3 specifications
- Output clocks have less than 1 ns of jitter (except for the 1.544 MHz output)
- DPLL provides holdover, freerun and jitter attenuation features with four independent reference source inputs

Ordering Information ZL50021GAC 256 Ball PBGA Trays ZL50021QCC 256 Lead LQFP Trays ZL50021GAG2 256 Ball PBGA** Trays **Pb Free Tin/Silver/Copper -40°C to +85°C

- Programmable key DPLL parameters (filter corner frequency, locking range, auto-holdover hysteresis range, phase slope, lock detector range)
- Exceptional input clock cycle to cycle variation tolerance (20 ns for all rates)
- Output streams can be configured as bidirectional for connection to backplanes




Figure 1 - ZL50021 Functional Block Diagram



Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912, France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08

- Per-stream input and output data rate conversion selection at 2.048, 4.096, 8.192 or 16.384 Mbps. Input and output data rates can differ
- · Per-stream high impedance control outputs (STOHZ) for up to 16 output streams
- · Per-stream input bit delay with flexible sampling point selection
- · Per-stream output bit and fractional bit advancement
- Per-channel ITU-T G.711 PCM A-Law/μ-Law Translation
- · Multiple frame pulse and reference clock outputs
- Input clock: 4.096 MHz, 8.192 MHz, 16.384 MHz
- Input frame pulses: 61 ns, 122 ns, 244 ns
- Per-channel constant or variable throughput delay for frame integrity and low latency applications
- Per Stream Bit Error Rate Test circuits
- Per-channel high impedance output control
- Per-channel message mode
- Control interface compatible with Intel and Motorola 16-bit non-multiplexed buses
- Connection memory block programming
- Supports ST-BUS and GCI-Bus standards for input and output timing
- IEEE-1149.1 (JTAG) test port
- 3.3 V I/O with 5 V tolerant inputs; 1.8 V core voltage

Applications

- PBX and IP-PBX
- Small and medium digital switching platforms
- · Wireless base stations and controllers
- · Remote access servers and concentrators
- Multi service access platforms
- Digital Loop Carriers
- Computer Telephony Integration

Description

The ZL50021 is a maximum 4,096 x 4,096 channel non-blocking digital Time Division Multiplex (TDM) switch. It has thirty-two input streams (STi0 - 31) and thirty-two output streams (STio0 - 31). The device can switch 64 kbps and Nx64 kbps TDM channels from any input stream to any output stream. Each of the input and output streams can be independently programmed to operate at any of the following data rates: 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps. The ZL50021 provides up to sixteen high impedance control outputs (STOHZ0 - 15) to support the use of external tristate drivers for the first sixteen output streams (STio0 - 15). The output streams can be configured to operate in bi-directional mode, in which case STi0 - 31 will be ignored.

The device contains two types of internal memory - data memory and connection memory. There are four modes of operation - Connection Mode, Message Mode, BER Mode and High Impedance Mode. In Connection Mode, the contents of the connection memory define, for each output stream and channel, the source stream and channel (the actual data to be output is stored in the data memory). In Message Mode, the connection memory is used for the storage of microprocessor data. Using Zarlink's Message Mode capability, microprocessor data can be broadcast to the data output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other TDM devices. In BER mode the output channel data is replaced with a pseudorandom bit sequence (PRBS) from one of 32 PRBS generators that generates a 2¹⁵-1 pattern. On the input side channels can be routed to one of 32 bit error detectors. In high impedance mode the selected output channel can be put into a high impedance state.

When the device is operating as a timing master, the internal digital PLL is in use. In this mode, an external 20.000 MHz crystal is required for the on-chip crystal oscillator. The DPLL is phase-locked to one of four input reference signals (which can be 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz provided on REF0 - 3). The on-chip DPLL operates in normal, holdover or freerun mode and offers jitter attenuation. The jitter attenuation function exceeds the Stratum 3 specification.

The configurable non-multiplexed microprocessor port allows users to program various device operating modes and switching configurations. Users can employ the microprocessor port to perform register read/write, connection memory read/write, and data memory read operations. The port is configurable to interface with either Motorola or Intel-type microprocessors.

The device also supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

Table of Contents

Features	
Applications	
Description	3
Changes Summary	. 10
1.0 Pinout Diagrams	. 11
1.1 BGA Pinout	
2.0 Pin Description.	
3.0 Device Overview	
4.0 Data Rates and Timing 4.1 External High Impedance Control, STOHZ0 - 15	.21
4.1 External Fight Impedance Control, STOR20 - 15	
5.0 ST-BUS and GCI-Bus Timing	
6.0 Output Timing Generation	
7.0 Data Input Delay and Data Output Advancement	
7.1 Input Bit Delay Programming.	
7.2 Input Bit Sampling Point Programming	
7.3 Output Advancement Programming	
7.4 Fractional Output Bit Advancement Programming	
8.0 Data Delay Through the Switching Paths	
8.1 Variable Delay Mode	
8.2 Constant Delay Mode	
9.0 Connection Memory Description	
10.0 Connection Memory Block Programming	
11.0 Device Operation in Master Mode and Slave Modes	
11.0 Device Operation in Master Mode and Slave Modes	
11.2 Divided Slave Mode Operation	
11.3 Multiplied Slave Mode Operation	
12.0 Overall Operation of the DPLL	
12.1 DPLL Timing Modes	
12.1.1 Normal Mode	
12.1.2 Holdover Mode.	
12.1.3 Automatic Mode	
12.1.3.1 Automatic Reference Switching Without Preferences	
12.1.3.2 Automatic Reference Switching With Preference	. 41
12.1.4 Freerun Mode	
12.1.4.1 Software Controlled Mode	
12.1.5 DPLL Internal Reset Mode.	
13.0 DPLL Frequency Behaviour	
13.1 Input Frequencies	
13.2 Input Frequencies Selection	
13.3 Output Frequencies	
13.4 Pull-In/Hold-In Range (also called Locking Range).	
14.0 Jitter Performance	
14.1 Input Clock Cycle to Cycle Timing Variation Tolerance.	
14.2 Input Jitter Acceptance	
15.0 DPLL Specific Functions and Requirements	. 45

4

Table of Contents

15.1 Lock Detector	
15.2 Maximum Time Interval Error (MTIE)	45
15.3 Phase Alignment Speed (Phase Slope)	
15.4 Fast Locking Mode	
15.5 Reference Monitoring	
15.6 Single Period Reference Monitoring	
15.7 Multiple Period Reference Monitoring	
16.0 Microprocessor Port	
17.0 Device Reset and Initialization	
17.1 Power-up Sequence	48
17.2 Device Initialization on Reset	
17.3 Software Reset	
19.0 PCM A-law/m-law Translation	
20.0 Quadrant Frame Programming	
21.0 JTAG Port	
21.1 Test Access Port (TAP).	
21.2 Instruction Register	
21.3 Test Data Registers	
22.0 Register Address Mapping	
23.0 Detailed Register Description.	
24.0 Memory	
24.0 Memory	
24.2 Connection Memory Low (CM_L) Bit Assignment.	
24.3 Connection Memory High (CM_H) Bit Assignment	
25.0 Applications	
25.1 OSCi Master Clock Requirement	
25.1.1 External Crystal Oscillator	
25.1.2 External Clock Oscillator	. 106
26.0 DC Parameters	. 107
27.0 AC Parameters	. 108

F

List of Figures

Figure 1 - ZL50021 Functional Block Diagram	1
Figure 2 - ZL50021 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)	
Figure 3 - ZL50021 256-Lead 28 mm x 28 mm LQFP (top view)	
Figure 4 - Input Timing when CKIN1 - 0 bits = "10" in the CR	
Figure 5 - Input Timing when CKIN1 - 0 bits = "01" in the CR	
Figure 6 - Input Timing when CKIN1 - 0 = "00" in the CR	
Figure 7 - Output Timing for CKo0 and FPo0	
Figure 8 - Output Timing for CKo1 and FPo1	
Figure 9 - Output Timing for CKo2 and FPo2	
Figure 10 - Output Timing for CKo3 and FPo3 with CKoFPo3SEL1-0="11"	
Figure 11 - Output Timing for CKo4	
Figure 12 - Output Timing for CKo5 and FPo5 (FPo OFF2)	
Figure 13 - Input Bit Delay Timing Diagram (ST-BUS).	
Figure 14 - Input Bit Sampling Point Programming	
Figure 15 - Input Bit Delay and Factional Sampling Point	
Figure 16 - Output Bit Advancement Timing Diagram (ST-BUS).	32
Figure 17 - Output Fractional Bit Advancement Timing Diagram (ST-BUS)	
Figure 18 - Channel Switching External High Impedance Control Timing	
Figure 19 - Data Throughput Delay for Variable Delay	
Figure 20 - Data Throughput Delay for Constant Delay	
Figure 21 - Automatic Reference Switching State Diagram with No Preferred Reference	
Figure 22 - Automatic Reference Switching State Diagrams with Preferred Reference	
Figure 23 - Crystal Oscillator Circuit	
Figure 24 - Clock Oscillator Circuit	
Figure 25 - Timing Parameter Measurement Voltage Levels	
Figure 26 - Motorola Non-Multiplexed Bus Timing - Read Access	
Figure 27 - Motorola Non-Multiplexed Bus Timing - Write Access	
Figure 28 - Intel Non-Multiplexed Bus Timing - Read Access	
Figure 29 - Intel Non-Multiplexed Bus Timing - Write Access	
Figure 30 - JTAG Test Port Timing Diagram	
Figure 31 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS).	
Figure 32 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)	
Figure 33 - ST-BUS Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps.	
Figure 34 - ST-BUS Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 6 Mbps	
Figure 35 - GCI-Bus Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps	
Figure 36 - GCI-Bus Input Timing Diagram when Operated at 16 Mbps	
Figure 37 - ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps	
Figure 38 - GCI-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps	
Figure 39 - Serial Output and External Control	
Figure 40 - Output Drive Enable (ODE).	
Figure 41 - Input and Output Frame Boundary Offset	
Figure 42 - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing Diagram	
Figure 43 - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing Diagram	
Figure 44 - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing Diagram	
Figure 45 - FPo3 and CKo3 (32.768 MHz) Timing Diagram	
Figure 46 - FPo4 and CKo4 Timing Diagram (1.544/2.048 MHz)	
Figure 47 - CKo5 Timing Diagram	
Figure 48 - REF0 - 3 Reference Input/Output Timing	129

List of Figures

Figure 49 - Output Timing (ST-BUS Format)	
---	--

List of Tables

Table 1 - CKi and FPi Configurations for Master and Divided Slave Modes Mo	. 22
Table 2 - CKi and FPi Configurations for Multiplied Slave Mode Mode <td></td>	
Table 3 - Output Timing Generation	
Table 4 - Delay for Variable Delay Mode	
Table 5 - Connection Memory Low After Block Programming Image: Connection Memory Low After Block Programming	. 37
Table 6 - Connection Memory High After Block Programming.	. 37
Table 7 - ZL50021 Operating Modes	. 38
Table 8 - Preferred Reference Selection Options	. 41
Table 9 - DPLL Input Reference Frequencies	. 43
Table 10 - Generated Output Frequencies.	. 44
Table 11 - Values for Single Period Limits	
Table 12 - Default Values for Single Period Limits	
Table 13 - Multi-period Hysteresis Limits	. 48
Table 14 - Input and Output Voice and Data Coding	. 50
Table 15 - Definition of the Four Quadrant Frames	. 51
Table 16 - Quadrant Frame Bit Replacement	. 51
Table 17 - Address Map for Registers (A13 = 0)	. 53
Table 18 - Control Register (CR) Bits.	. 56
Table 19 - Internal Mode Selection Register (IMS) Bits	. 58
Table 20 - Software Reset Register (SRR) Bits	
Table 21 - Output Clock and Frame Pulse Control Register (OCFCR) Bits	
Table 22 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits	
Table 23 - FPo_OFF[n] Register (FPo_OFF[n]) Bits	
Table 24 - Internal Flag Register (IFR) Bits - Read Only	
Table 25 - BER Error Flag Register 0 (BERFR0) Bits - Read Only	
Table 26 - BER Error Flag Register 1 (BERFR1) Bits - Read Only	
Table 27 - BER Receiver Lock Register 0 (BERLR0) Bits - Read Only	
Table 28 - BER Receiver Lock Register 1 (BERLR1) Bits - Read Only	
Table 29 - DPLL Control Register (DPLLCR) Bits	
Table 30 - Reference Frequency Register (RFR) Bits	
Table 31 - Centre Frequency Register - Lower 16 Bits (CFRL)	
Table 32 - Centre Frequency Register - Upper 10 Bits (CFRU).	
Table 33 - Software Delta Frequency Register (SWDFR) Bits	
Table 34 - Frequency Offset Register (FOR) Bits - Read Only	
Table 35 - Frequency Locking Range Register (FLRR) Bits	
Table 36 - Lock Detector Threshold Register (LDTR) Bits	
Table 37 - Lock Detector Interval Register (LDIR) Bits	
Table 38 - Slew Rate Limit Register (SRLR) Bits	
Table 39 - Bandwidth Control Register (BWCR) Bits	
Table 40 - Reference Change Control Register (RCCR) Bits	
Table 40 - Reference Change Control Register (RCCR) Bits - Read Only Table 41 - Reference Change Status Register (RCSR) Bits - Read Only	
Table 42 - Multi-period Near Upper Limit Register - Lower 16 Bits (MPNULRL) Table 42 - Multi-period Near Upper Limit Register - Upper 16 Bits (MPNULRL)	
Table 43 - Multi-period Near Upper Limit Register - Upper 16 Bits (MPNULRU). Table 44 - Multi-period Fac Upper Limit Register - Lower 16 Bits (MPFUL PL)	
Table 44 - Multi-period Far Upper Limit Register - Lower 16 Bits (MPFULRL) Table 45 - Multi-period Far Upper Limit Deviator Table 45 - Multi-period Far Upper Limit Deviator	
Table 45 - Multi-period Far Upper Limit Register - Upper 16 Bits (MPFULRU) Table 46 - Multi-period Name Limit Register - Lewer 40 Bits (MPFULRU)	
Table 46 - Multi-period Near Lower Limit Register - Lower 16 Bits (MPNLLRL) Table 46 - Multi-period Near Lower Limit Register - Lower 16 Bits (MPNLLRL)	
Table 47 - Multi-period Near Lower Limit Register - Upper 16 Bits (MPNLLRU) Table 47 - Multi-period Near Lower Limit Register - Upper 16 Bits (MPNLLRU)	
Table 48 - Multi-period Far Lower Limit Register - Lower 16 Bits (MPFLLRL).	. 82

0

List of Tables

Table 49 - Multi-period Far Lower Limit Register - Upper 16 Bits (MPFLLRU)	83
Table 50 - Multi-period Count Register - Lower 16 Bits (RnMPCRL) Bits, (n = 0 - 3)	83
Table 51 - Multi-period Count Register - Upper 16 Bits (RnMPCRU) Bits, (n = 0 - 3)	84
Table 52 - Upper Limit Register (RnULR) Bits, (n = 0 - 3)	
Table 53 - Lower Limit Register (RnLLR) Bits, (n = 0 - 3)	
Table 54 - Interrupt Register (IR) Bits - Read Only	
Table 55 - Interrupt Mask Register (IMR) Bits	
Table 56 - Interrupt Clear Register (ICR) Bits	88
Table 57 - Reference Failure Status Register (RSR) Bits - Read Only	89
Table 58 - Reference Mask Register (RMR) Bits	90
Table 59 - Reference Frequency Status Register (RFSR) Bits - Read only.	92
Table 60 - Output Jitter Control Register (OJCR) Bits	94
Table 61 - Stream Input Control Register 0 - 31 (SICR0 - 31) Blts	94
Table 62 - Stream Input Quadrant Frame Register 0 - 31 (SIQFR0 - 31) Bits	96
Table 63 - Stream Output Control Register 0 - 31 (SOCR0 - 31) Bits	98
Table 64 - BER Receiver Start Register [n] (BRSR[n]) Bits	99
Table 65 - BER Receiver Length Register [n] (BRLR[n]) Bits	
Table 66 - BER Receiver Control Register [n] (BRCR[n]) Bits	100
Table 67 - BER Receiver Error Register [n] (BRER[n]) Bits - Read Only.	100
Table 68 - Address Map for Memory Locations (A13 = 1)	101
Table 69 - Connection Memory Low (CM_L) Bit Assignment when CMM = 0	
Table 70 - Connection Memory Low (CM_L) Bit Assignment when CMM = 1	
Table 71 - Connection Memory High (CM_H) Bit Assignment	104

0

Changes Summary

The following table captures the changes from the October 2004 issue.

Page	Item	Change
39, 77, 79	Section 12.1, "DPLL Timing Modes" on page 39 RCCR Register bits "FDM1 - 0" on page 77 RCSR Register bits "DPM1 - 0" on page 79	 The on-chip DPLL's normal, holdover, automatic, and freerun modes are now collectively referred to as DPLL timing modes instead of operation modes. This change is to avoid confusion with the two main device operating modes; the master and slave modes.
40, 41	Section 12.1.3.1, "Automatic Reference Switching Without Preferences" on page 40 and Section 12.1.3.2, "Automatic Reference Switching With Preference" on page 41	• Section 12.1.3.1 and Section 12.1.3.2 added to clarify the DPLL's automatic reference switching with and without preference operations in Automatic Timing Mode.
43, 46	Section 12.1.4, "Freerun Mode" on page 43, and Section 15.4, "Fast Locking Mode" on page 46	 Added description to specify that the device should not be in freerun and fast lock modes simultaneously. This is important in order to avoid incorrect output frame pulse generation.
73	Table 36, Lock Detector Threshold Register (LDTR) Bits	Clarified threshold calculations.
75	Table 39, "Bandwidth Control Register (BWCR) Bits" Note 3.	 Added a table footnote to specify that the DPLL's fastlock and freerun modes should not be set simultaneously.
76	Table 40, "Reference Change Control Register (RCCR) Bits" Bits "PRS1 - 0" and Bits "PMS2 - 0"	 Added description to clarify that only two consecutive references can be used in automatic timing mode with a preferred reference.
77	Table 40, "Reference Change Control Register (RCCR) Bits", Bits "FDM1 - 0"	 Added description to specify that the DPLL's fastlock and freerun modes should not be set simultaneously.

1.0 Pinout Diagrams

1.1 BGA Pinout

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
A	V _{SS}	STi29	STi28	STi27	STi25	STi26	STi24	NC	NC	STio22	STio23	STio21	STio20	NC	NC	V _{SS}	А
В	STi31	STi10	STi5	STi4	CKo2	STi0	CKo0	REF2	V _{DD} _ corea	FPi	СКі	IC_ OPEN	IC_ OPEN	OSCi	ODE	STio19	в
С	STi30	STi9	V _{SS}	STi7	STi6	STi1	CKo1	REF_ FAIL2	V _{SS}	IC_ OPEN	IC_ OPEN	OSCo	IC_GND	V_{SS}	STio15	STio18	с
D	STi17	STi11	V _{DD_IO}	STi3	STi2	CKo4	REF3	REF1	REF_ FAIL0	V _{SS}	FPo_ OFF1	OSC_ EN	STio13	V _{DD_IO}	STio14	STio16	D
E	STi16	STi14	STi8	V _{DD_IO}	V _{SS}	V _{DD} _ core	REF_ FAIL3	REF_ FAIL1	REF0	NC	V _{DD} _ core	V _{SS}	V _{DD_IO}	STio12	FPo2	STio17	E
F	STi19	STi15	STi12	STi13	V _{DD_IO}	V _{DD} _ core	V _{DD} _ core	V _{SS}	V _{SS}	V _{DD} _ core	V _{DD} _ core	V _{DD_IO}	IC_ OPEN	FPo3	FPo_ OFF2	STOHZ15	F
G	STi18	RESET	IC_GND	IC_ OPEN	TDo	V _{DD_IO}	V_{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DD_IO}	A12	A13	FPo1	FPo0	STOHZ14	G
н	STi21	V _{SS}	V _{SS}	V _{DD} _ COREA	CKo5	V _{SS}	V_{SS}	V _{SS}	V _{SS}	V _{SS}	A7	A9	A10	FPo_ OFF0	A11	STOHZ12	н
J	STi20	V _{DD_IOA}	V _{DD_IOA}	V _{SS}	V _{SS}	CKo3	V _{SS}	V _{SS}	V _{SS}	V _{SS}	A3	A4	A5	A8	A6	STOHZ13	J
к	STi22	V _{SS}	TMS	V_{SS}	V _{DD} _ corea	V _{DD_IO}	V_{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DD_IO}	IC_ OPEN	A0	A2	A1	STOHZ11	к
L	STi23	V _{DD} _ corea	TRST	тск	V _{DD_IO}	V _{DD} _ core	V _{DD} _ core	V _{SS}	V _{SS}	V _{DD} _ core	V _{DD} _ core	V _{DD_IO}	STio10	STio11	STio9	STOHZ10	L
М	STio25	NC	TDi	D0	V _{SS}	V _{DD} _ core	V _{DD} _ core	D6	D10	V _{DD} _ core	V _{DD} _ core	V _{SS}	<u>MOT</u> _INTEL	MODE_ 4M0	STio8	STOHZ9	м
N	STio24	NC	V _{DD_IO}	STio0	STOHZ3	D1	D5	D7	D11	D13	R/W _WR	DTA_ RDY	STio4	V _{DD_IO}	STOHZ5	STOHZ8	N
Ρ	STio26	NC	V _{SS}	STio1	STio3	STOHZ1	D3	D8	D14	IRQ	STio5	STOHZ4	STOHZ6	V _{SS}	STOHZ7	NC	Р
R	STio27	NC	STOHZ0	STio2	STOHZ2	D2	D4	D9	D12	D15	CS	DS_RD	MODE_ 4M1	STio6	STio7	NC	R
т	V _{SS}	STio28	STio29	STio31	STio30	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	V _{SS}	т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

Note: A1 corner identified by metallized marking.

Note: Pinout is shown as viewed through top of package.

Figure 2 - ZL50021 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)

ZL50021

1.2 QFP Pinout




Figure 3 - ZL50021 256-Lead 28 mm x 28 mm LQFP (top view)

2.0 Pin Description

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
E6, E11, F6, F7, F10, F11, L6, L7, L10, L11, M6, M7, M10, M11	19, 33, 45, 83, 95, 109, 146, 173, 213, 233	V _{DD_CORE}	Power Supply for the core logic: +1.8 V
H4, K5, B9, L2	217, 231, 157, 224	V _{DD_COREA}	Power Supply for analog circuitry: +1.8V
D3, D14, E4, E13, F5, F12, G6, G11, K6, K11, L5, L12, N3, N14	5, 15, 29, 49, 57, 69, 79, 101, 113, 121, 133, 143, 160, 169, 177, 186, 195, 207, 241, 249	V _{DD_IO}	Power Supply for I/O: +3.3 V
J2, J3	220, 226	V _{DD_IOA}	Power Supply for the CKo5 and CKo3 outputs: +3.3V
A1, A16, C3, C9, C14, D10, E5, E12, F8, F9, G7, G8, G9, G10, H2, H3, H6, H7, H8, H9, H10, J4, J5, J7, J8, J9, J10, K2, K4, K7, K8, K9, K10, L8, L9, M5, M12, P3, P14, T1, T16	8, 17, 21, 31, 35, 47, 50, 60, 71, 81, 85, 97, 103, 111, 114, 123, 142, 145, 147, 156, 158, 162, 171, 175, 178, 188, 199, 209, 214, 216, 218, 222, 223, 228, 230, 232, 235, 242, 251	V _{SS}	Ground

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
K3	234	TMS	Test Mode Select (5 V-Tolerant Input with Internal Pull-up): JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up resistor when it is not driven.
L4	238	ТСК	Test Clock (5 V-Tolerant Schmitt-Triggered Input with Internal Pull-up): Provides the clock to the JTAG test logic.
L3	239	TRST	Test Reset (5 V-Tolerant Input with Internal Pull-up): Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low during power-up to ensure that the device is in the normal functional mode. When JTAG is not being used, this pin should be pulled low during normal operation.
М3	240	TDi	Test Serial Data In (5 V-Tolerant Input with Internal Pull-up): JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up resistor when it is not driven.
G5	212	TDo	Test Serial Data Out (5 V-Tolerant Three-state Output): JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG is not enabled.
B12, B13, C10, C11, F13, G4, K12	80, 105, 150, 151, 152, 153, 210	IC_OPEN	Internal Test Mode (5V-Tolerant Input with Internal Pull-down): These pins may be left unconnected.
C13, G3	144, 208	IC_GND	Internal Test Mode Enable (5 V-Tolerant Input): These pins MUST be low.
A8, A9, A14, A15, E10, M2, N2, P2, P16, R2, R16, T6, T7, T8, T9, T10, T11, T12, T13, T14, T15	61, 62, 63, 64, 65, 66, 67, 68, 134, 135, 136, 137, 138, 139, 140, 215, 219, 225, 229, 236, 237	NC	No Connect: These pins MUST be left unconnected.
M14, R13	46, 48	MODE_4M0, MODE_4M1	4M Input Clock Mode 0 to 1 (5V-Tolerant Input with internal pull-down) These two pins should be tied together and are typically used to select CKi = 4.096MHz operation. See Table 7, "ZL50021 Operating Modes" on page 38 for a detailed explanation. See Table 18, "Control Register (CR) Bits" on page 56 for CKi and FPi selection using the CKIN1 - 0 bits.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
D12	107	OSC_EN	Oscillator Enable (5 V-Tolerant Input with Internal Pull-down): If tied high, this pin indicates that there is a 20 MHz external oscillator interfacing with the device. If tied low, there is no oscillator and CKi will be used for master clock generation. If the DPLL is activated, an external oscillator is required and this pin MUST be tied high.
C12	149	OSCo	Oscillator Clock Output (3.3 V Output) If OSC_EN = '1', this pin should be connected to a 20 MHz crystal (see Figure 23 on page 105) or left unconnected if a clock oscillator is connected to OSCi pin under normal operation (see Figure 24 on page 106). If OSC_EN = 0, this pin MUST be left unconnected.
B14	148	OSCi	Oscillator Clock Input (3.3 V Input) If OSC_EN = '1', this pin should be connected to a 20 MHz crystal (see Figure 23 on page 105) or to a clock oscillator under normal operation (see Figure 24 on page 106). If OSC_EN = 0, this pin MUST be driven high or low by connecting either to V_{DD_IO} or to ground.
E9, D8, B8, D7	161, 164, 166, 168	REF0 - 3	DPLL Reference Inputs 0 to 3 (5 V-Tolerant Schmitt-Triggered Inputs) If the device is in Master mode, these input pins accept 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz timing references independently. One of these inputs is defined as the preferred or forced input reference for the DPLL. The Reference Change Control Register (RCCR) selects the control of the preferred reference. These pins are ignored if the device is in slave mode unless SLV_DPLLEN (bit 13) in the Control Register (CR) is set. When these input pins are not in use, they MUST be driven high or low by connecting either to $V_{DD_{-}IO}$ or to ground.
D9, E8, C8, E7	159, 163, 165, 167	REF_FAIL0 - 3	Failure Indication for DPLL References 0 to 3 (5 V-Tolerant Three-state Outputs) These output pins are used to indicate input reference failure when the device is in master mode.If REF0 fails, REF_FAIL0 will be driven high.If REF1 fails, REF_FAIL1 will be driven high.If REF2 fails, REF_FAIL2 will be driven high.If REF3 fails, REF_FAIL3 will be driven high.If REF3 fails, REF_FAIL3 will be driven high.If the device is in slave mode, these pins are driven low, unlessSLV_DPLLEN (bit 13) in the Control Register (CR) is set.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
G15, G14, E15, F14	102, 106, 110, 112	FPo0 - 3	ST-BUS/GCI-Bus Frame Pulse Outputs 0 to 3 (5 V-Tolerant Three-state Outputs) FPo0: 8 kHz frame pulse corresponding to the 4.096 MHz output clock of CK00. FPo1: 8 kHz frame pulse corresponding to the 8.192 MHz output clock of CK01. FPo2: 8 kHz frame pulse corresponding to 16.384 MHz output clock of CK02. FPo3: Programmable 8 kHz frame pulse corresponding to 4.096 MHz, 8.192 MHz, 16.384 MHz, or 32.768 MHz output clock of CK03. In Divided Slave modes, the frame pulse width of FPo0 - 3 cannot be narrower than the input frame pulse (FPi) width.
H14, D11	100, 104	FPo_OFF0 - 1	Generated Offset Frame Pulse Outputs 0 to 1 (5 V-Tolerant Three-state Outputs) Individually programmable 8 kHz frame pulses, offset from the output frame boundary by a programmable number of channels.
F15	108	FPo_OFF2 or FPo5	Generated Offset Frame Pulse Output 2 or 19.44 MHz Frame Pulse Output (5 V-Tolerant Three-state Output) As FPo_OFF2, this is an individually programmable 8 kHz width frame pulse, offset from the output frame boundary by a programmable number of channels. By programming the FP19EN (bit 10) of FPOFF2 register to high, this signal becomes FPo5, a non-offset frame pulse corresponding to the 19.44 MHz clock presented on CKo5. FPo5 is only available in Master mode or when the SLV_DPLLEN bit in the Control Register is set high while the device is in one of the slave modes.
B7, C7, B5, J6, D6, H5	170, 172, 174, 227, 176, 221	CKo0 - 5	ST-BUS/GCI-Bus Clock Outputs 0 to 5 (5 V-Tolerant Three-state Outputs) CK00: 4.096 MHz output clock. CK01: 8.192 MHz output clock. CK02: 16.384 MHz output clock. CK03: 4.096 MHz, 8.192 MHz, 16.384 MHz or 32.768 MHz programmable output clock CK04: 1.544 MHz or 2.048 MHz programmable output clock CK05: 19.44 MHz output clock See Section 6.0 on page 24 for details. In Divided Slave mode, the frequency of CK00 - 3 cannot be higher than input clock (CKi). CK04 and CK05 are only available in Master mode or when the SLV_DPLLEN bit in the Control Register is set high while the device is in one of the slave modes.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description				
B10	155	FPi	ST-BUS/GCI-BusFramePulseInput(5 V-TolerarSchmitt-Triggered Input)This pin accepts the frame pulse which stays active for 61 ne122 ns or 244 ns at the frame boundary. The frame pulsefrequency is 8 kHz.The frame pulse associated with the highest input or output datrate must be applied to this pin when the device is operating inDivided Slave mode or Master mode. The exception is if the deviceis operating in Master mode with loopback (i.e., CKi_LP is set ifthe Control Register). In that case, this input must be tied high oflow externally.When the device is operating in Multiplied Slave mode, the framepulse associated with the highest input data rate must be appliedto this pin.For all modes (except Master mode with loopback), if the data ratesta 16.384 Mbps, a 61 ns wide frame pulse must be used.By default, the device accepts a negative frame pulse in ST-BUformat, but it can accept a positive frame pulse instead if thFPINP bit is set high in the Control Register (CR). It can acceptGCI-formatted frame pulse by programming the FPINPOS bit itthe Control Register (CR) to high.				
B11	154	СКі	ST-BUS/GCI-Bus Clock Input (5 V-Tolerant Schmitt Triggered Input) This pin accepts a 4.096 MHz, 8.192 MHz or 16.384 MHz clock. The clock frequency associated with twice the highest input or output data rate must be applied to this pin when the device is operating in either Divided Slave mode or Master mode. The exception is if the device is operating in Master mode with loopback (i.e., CKi_LP is set in the Control Register). In that case, this input must be tied high or low externally. The clock frequency associated with twice the highest input data rate must be applied to this pin when the device is operating in Multiplied Slave mode. In all modes of operation (except Master mode with loopback), when data is running at 16.384 Mbps, a 16.384 MHz clock must be used. By default, the clock falling edge defines the input frame boundary, but the device allows the clock rising edge to define the frame boundary by programming the CKINP bit in the Control Register (CR).				

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
B6, C6, D5, D4, B4, B3, C5, C4, E3, C2, B2, D2, F3, F4, E2, F2, E1, D1, G1, F1, J1, H1, K1, L1, A7, A5, A6, A4, A3, A2, C1, B1	179, 180, 181, 182, 183, 184, 185, 187, 198, 200, 201, 202, 203, 204, 205, 206, 243, 244, 245, 246, 247, 248, 250, 252, 189, 190, 191, 192, 193, 194, 196, 197	STi0 -31	Serial Input Streams 0 to 31 (5 V-Tolerant Inputs with Enabled Internal Pull-downs) The data rate of each input stream can be selected independently using the Stream Input Control Registers (SICR[n]). In the 2.048 Mbps mode, these pins accept serial TDM data streams at 2.048 Mbps with 32 channels per frame. In the 4.096 Mbps mode, these pins accept serial TDM data streams at 4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode, these pins accept serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins accept TDM data streams at 16.384 Mbps with 256 channels per frame.
N4, P4, R4, P5, N13, P11, R14, R15, M15, L15, L13, L14, E14, D13, D15, C15, D16, E16, C16, B16, A13, A12, A10, A11, N1, M1, P1, R1, T2, T3, T5, T4	6, 7, 9, 10, 51, 52, 53, 54, 70, 72, 73, 74, 115, 116, 117, 118, 125, 126, 127, 128, 129, 130, 131, 132, 253, 254, 255, 256, 1, 2, 3, 4	STio0 - 31	Serial Output Streams 0 to 31 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os with Enabled Internal Pull-downs) The data rate of each output stream can be selected independently using the Stream Output Control Registers (SOCR[n]). In the 2.048 Mbps mode, these pins output serial TDM data streams at 2.048 Mbps with 32 channels per frame. In the 4.096 Mbps mode, these pins output serial TDM data streams at 4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode, these pins output serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins output serial TDM data streams at 16.384 Mbps with 256 channels per frame. These output streams can be used as bi-directionals by programming BDH (bit 7) and BDL (bit 6) of Internal Mode Selection (IMS) register.
R3, P6, R5, N5, P12, N15, P13, P15, N16, M16, L16, K16, H16, J16, G16, F16	11, 12, 13, 14, 55, 56, 58, 59, 75, 76, 77, 78, 119, 120, 122, 124	STOHZ0 - 15	Serial Output Streams High Impedance Control 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state Outputs) These pins are used to enable (or disable) external three-state buffers. When an output channel is in the high impedance state, the STOHZ drives high for the duration of the corresponding output channel. When the STio channel is active, the STOHZ drives low for the duration of the corresponding output channel. STOHZ outputs are available for STio0 - 15 only.

Data Sheet

PBGA Pin Number	LQFP Pin Number	Pin Name	Description				
B15	141	ODE	Output Drive Enable (5 V-Tolerant Input with Internal Pull-up) This is the output enable control for STio0 - 31 and the output-driven-high control for STOHZ0 - 15. When it is high, STio0 - 31 and STOHZ0 - 15 are enabled. When it is low, STio0 - 31 are tristated and STOHZ0 - 15 are driven high.				
M4, N6, R6, P7, R7, N7, M8, N8, P8, R8, M9, N9, R9, N10, P9, R10	16, 18, 20, 22, 23, 24, 25, 26, 27, 28, 30, 32, 34, 36, 37, 38	D0 - 15	Data Bus 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-sta I/Os): These pins form the 16-bit data bus of the microprocess port.				
N12	44	DTA_RDY	Data Transfer Acknowledgment_Ready (5 V-Tolerant Three-state Output) This active low output indicates that a data bus transfer is complete for the Motorola interface. For the Intel interface, it indicates a transfer is completed when this pin goes from low to high. An external pull-up resistor MUST hold this pin at HIGH level for the Motorola mode. An external pull-down resistor MUST hold this pin at LOW level for the Intel mode.				
R11	40	CS	Chip Select (5 V-Tolerant Input) Active low input used by the Motorola or Intel microprocessor to enable the microprocessor port access.				
N11	39	R/₩_₩R	Read/Write_Write (5 V-Tolerant Input) This input controls the direction of the data bus lines (D0 - 15) during a microprocessor access. For the Motorola interface, this pin is set high and low for the read and write access respectively. For the Intel interface, a write access is indicated when this pin goes low.				
R12	42	DS_RD	Data Strobe_Read (5 V-Tolerant Input): This active low input works in conjunction with CS to enable the microprocessor port read and write operations for the Motorola interface. A read access is indicated when it goes low for the Intel interface.				
K13, K15, K14, J11, J12, J13, J15, H11, J14, H12, H13, H15, G12, G13	82, 84, 86, 87, 88, 89, 90, 91, 92, 93, 94, 96, 98, 99	A0 - 13	Address 0 to 13 (5 V-Tolerant Inputs): These pins form the 14-bit address bus to the internal memories and registers.				

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
M13	41	MOT_INTEL	Motorola_Intel (5 V-Tolerant Input with Internal Pull-up) This pin selects the Motorola or Intel microprocessor interface to be connected to the device. When this pin is unconnected or connected to high, Motorola interface is assumed. When this pin is connected to ground, Intel interface should be used.
P10	43	ĪRQ	Interrupt (5 V-Tolerant Three-state Output): This programmable active low output indicates that the internal operating status of the DPLL has changed. An external pull-up resistor MUST hold this pin at HIGH level.
G2	211	RESET	Device Reset (5 V-Tolerant Input with Internal Pull-up) This input (active LOW) puts the device in its reset state that disables the STio0 - 31 drivers and drives the STOHZ0 - 15 outputs to high. It also preloads registers with default values and clears all internal counters. To ensure proper reset action, the reset pin must be low for longer than 1 μ s. Upon releasing the reset signal to the device, the first microprocessor access cannot take place for at least 600 μ s due to the time required to stabilize the device and the crystal oscillator from the power-down state. Refer to Section Section 17.2 on page 49 for details.

3.0 Device Overview

The device has thirty-two ST-BUS/GCI-Bus inputs (STi0 - 31) and thirty-two ST-BUS/GCI-Bus outputs (STio0 - 31). STio0 - 31 can also be configured as bi-directional pins, in which case STi0 - 31 will be ignored. It is a non-blocking digital switch with 4096 64 kbps channels and is capable of performing rate conversion between ST-BUS/GCI-Bus inputs and ST-BUS/GCI-Bus outputs. The ST-BUS/GCI-Bus inputs accept serial input data streams with data rates of 2.048, 4.096, 8.192 and 16.384 Mbps on a per-stream basis. The ST-BUS/GCI-Bus outputs deliver serial data streams with data rates of 2.048, 4.096, 8.192 and 16.384 Mbps on a per-stream basis. The ST-BUS/GCI-Bus outputs deliver serial data streams with data rates of 2.048, 4.096, 8.192 and 16.384 Mbps on a per-stream basis. The device also provides sixteen high impedance control outputs (STOHZ0 - 15) to support the use of external ST-BUS/GCI-Bus tristate drivers for the first sixteen ST-BUS/GCI-Bus outputs (STio0 -15).

By using Zarlink's message mode capability, microprocessor data stored in the connection memory can be broadcast to the output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS/GCI-Bus devices.

The device uses the ST-BUS/GCI-Bus input frame pulse (FPi) and the ST-BUS/GCI-Bus input clock (CKi) to define the input frame boundary and timing for sampling the ST-BUS/GCI-Bus input streams with various data rates. The output data streams will be driven by and have their timing defined by FPi and CKi in Divided Slave mode. In Multiplied Slave mode, the output data streams will be driven by an internally generated clock, which is multiplied from CKi internally. In Master mode, the on-chip DPLL will drive the output data streams and provide output clocks and frame pulses. Refer to Application Note ZLAN-120 for further explanation of the different modes of operation.

When the device is in Master mode, the DPLL is phase-locked to one of four DPLL reference signals, REF0 - 3, which are sourced by an external 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz reference signal. The on-chip DPLL also offers jitter attenuation, reference switching, reference monitoring, freerun and holdover functions. The jitter performance exceeds the Stratum 3 specification. The intrinsic jitter of all output clocks is less than 1 ns (except for the 1.544 MHz output).

There are two slave modes for this device:

The first is the Divided Slave mode. In this mode, output streams are clocked by input CKi. Therefore the output streams have exactly the same jitter as the input streams. The output data rate can be the same as or lower than

the input data rate, but the output data rate cannot be higher than what CKi can drive. For example, if CKi is 4.096 MHz, the output data rate cannot be higher than 2.048 Mbps. The second slave mode is called Multiplied Slave mode. In this mode, CKi is used to generate a 16.384 MHz clock internally, and output streams are driven by this 16.384 MHz clock. In Multiplied Slave mode, the data rate of output streams can be any rate, but output jitter may not be exactly the same as input jitter.

A Motorola or Intel compatible non-multiplexed microprocessor port allows users to program the device to operate in various modes under different switching configurations. Users can use the microprocessor port to perform internal register and memory read and write operations. The microprocessor port has a 16-bit data bus, a 14-bit address bus and six control signals (MOT_INTEL, CS, DS_RD, R/W_WR, IRQ and DTA_RDY).

The device supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

4.0 Data Rates and Timing

The ZL50021 has 32 serial data inputs and 32 serial data outputs. Each stream can be individually programmed to operate at 2.048, 4.096, 8.192 or 16.384 Mbps. Depending on the data rate there will be 32 channels, 64 channels, 128 channels or 256 channels, respectively, during a 125 μ s frame.

The output streams can be programmed to operate as bi-directional streams. The output streams are divided into two groups to be programmed into bi-directional mode. By setting BDL (bit 6) in the Internal Mode Selection (IMS) register, input streams 0 - 15 (STi0 - 15) are internally tied low, and output streams 0 - 15 (STi0 - 15) are set to operate in a bi-directional mode. Similarly, when BDH (bit 7) in the Internal Mode Selection (IMS) register is set, input streams 16 - 31 (STi16 - 31) are internally tied low, and output streams 16 - 31 (STi06 - 31) are set to operate in bi-directional mode. The groups do not have to be set into the same mode. Therefore it is possible to have half of the streams operating in bi-directional mode while the other half is operating in normal input/output mode.

The input data rate is set on a per-stream basis by programming STIN[n]DR3 - 0 (bits 3 - 0) in the Stream Input Control Register 0 - 31 (SICR0 - 31). The output data rate is set on a per-stream basis by programming STO[n]DR3 - 0 (bits 3 - 0) in the Stream Output Control Register 0 - 31 (SOCR0 - 31). The output data rates do not have to match or follow the input data rates. The maximum number of channels switched is limited to 4096 channels. If all 32 input streams were operating at 16.384 Mbps (256 channels per stream), this would result in 8192 channels. Memory limitations prevent the device from operating at this capacity. A maximum capacity of 4096 channels will occur if half of the total streams are operating at 16.384 Mbps or all streams are operating at 8.192 Mbps. With all streams operating at 4.096 Mbps, the switching capacity is reduced to 2048 channels. And with all streams operating at 2.048 Mbps, the capacity will be further reduced to 1024 channels. However, as each stream can be programmed to a different data rate, any combination of data rates can be achieved, as long as the total channel count does not exceed 4096 channels. It should be noted that only full stream can be programmed for use. The device does not allow fractional streams.

4.1 External High Impedance Control, STOHZ0 - 15

There are 16 external high impedance control signals, STOHZ0 - 15, that are used to control the external drivers for per-channel high impedance operations. Only the first sixteen ST-BUS/GCI-Bus (STio0 - 15) outputs are provided with corresponding STOHZ signals. The STOHZ outputs deliver the appropriate number of control timeslot channels based on the output stream data rate. Each control timeslot lasts for one channel time. When the ODE pin is high and the OSB (bit 2) of the Control Register (CR) is also high, STOHZ0 - 15 are enabled. When the ODE pin, OSB (bit 2) of the Control Register (CR) or the RESET pin is low, STOHZ0 - 15 are driven high, together with all the ST-BUS/GCI-Bus outputs being tristated. Under normal operation, the corresponding STOHZ outputs of any unused ST-BUS/GCI-Bus channel (high impedance) are driven high. Refer to Figure 18 on page 34.

4.2 Input Clock (CKi) and Input Frame Pulse (FPi) Timing

The input clock for the ZL50021 can be arranged in one of three different ways. These different ways will be explained further in Section 11.1 to Section 11.3 on page 39. Depending on the mode of operation, the input clock, CKi, will be based on the highest data rate of either the input or both the input and output data rates. The user has

to program the CKIN1 - 0 (bits 6 - 5) in the Control Register (CR) to indicate the width of the input frame pulse and the frequency of the input clock supplied to the device.

In Master mode and Divided Slave mode, the input clock, CKi, must be at least twice the highest input or output data rate. For example, if the highest input data rate is 4.096 Mbps and the highest output data rate is 8.192 Mbps, the input clock, CKi, must be 16.384 MHz, which is twice the highest overall data rate. The only exception to this is for 16.384 Mbps input or output data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi.

In Master mode, CKo2 and FPo2 can be programmed to be used as CKi and FPi by setting CKi_LP (bit 10) in the Control Register (CR). This will internally loop back the CKo2 and FPo2 timing. When this bit is set, CKi and FPi must be tied low or high externally.

Highest <u>Input or Output</u> Data Rate	CKIN 1-0 Bits	Input Clock Rate (CKi)	Input Frame Pulse (FPi)
16.384 Mbps or 8.192 Mbps	00	16.384 MHz	8 kHz (61 ns wide pulse)
4.096 Mbps	01	8.192 MHz	8 kHz (122 ns wide pulse)
2.048 Mbps	10	4.096 MHz	8 kHz (244 ns wide pulse)

Table 1 - CKi and FPi Configurations for Master and Divided Slave Modes

In Multiplied Slave mode, the input clock, CKi, must be at least twice the highest input data rate, regardless of the output data rate. Following the example above, if the highest input data rate is 4.096 Mbps, the input clock, CKi, must be 8.192 MHz, regardless of the output data rate. The only exception to this is for 16.384 Mbps input data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi.

Highest <u>Input</u> Data Rate	CKIN 1-0 Bits	Input Clock Rate (CKi)	Input Frame Pulse (FPi)
16.384 Mbps or 8.192 Mbps	00	16.384 MHz	8 kHz (61 ns wide pulse)
4.096 Mbps	01	8.192 MHz	8 kHz (122 ns wide pulse)
2.048 Mbps	10	4.096 MHz	8 kHz (244 ns wide pulse)

Table 2 - CKi and FPi Configurations for Multiplied Slave Mode

The ZL50021 accepts positive and negative ST-BUS/GCI-Bus input clock and input frame pulse formats via the programming of CKINP (bit 8) and FPINP (bit 7) in the Control Register (CR). By default, the device accepts the negative input clock format and ST-BUS format frame pulses. However, the switch can also accept a positive-going clock format by programming CKINP (bit 8) in the Control Register (CR). A GCI-Bus format frame pulse can be used by programming FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR).




Figure 4 - Input Timing when CKIN1 - 0 bits = "10" in the CR




Figure 5 - Input Timing when CKIN1 - 0 bits = "01" in the CR




Figure 6 - Input Timing when CKIN1 - 0 = "00" in the CR

5.0 ST-BUS and GCI-Bus Timing

The ZL50021 is capable of operating using either the ST-BUS or GCI-Bus standards. The output timing that the device generates is defined by the bus standard. In the ST-BUS standard, the output frame boundary is defined by the falling edge of CKo while FPo is low. In the GCI-Bus standard, the frame boundary is defined by the rising edge of CKo while FPo goes high. The data rates define the number of channels that are available in a 125 μ s frame pulse period.

By default, the ZL50021 is configured for ST-BUS input and output timing. To set the input timing to conform to the GCI-Bus standard, FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR) must be set. To set output timing to conform to the GCI-Bus standard, FPO[n]P and FPO[n]POS must be set in the Output Clock and Frame Pulse Selection Register (OCFSR). The CKO[n]P bits in the Output Clock and Frame Pulse Selection Register control the polarity (positive-going or negative-going) of the output clocks.

6.0 Output Timing Generation

The ZL50021 generates frame pulse and clock timing. There are five output frame pulse pins (FPo0 - 3, 5) and six output clock pins (CKo0 - 5). All output frame pulses are 8 kHz output signals. By default, the output frame boundary is defined by the falling edge of the CKo0, while FPo0 is low. At the output frame boundary, the CKo1, CKo2 and CKo3 output clocks will by default have a falling edge, while FPo1, FPo2 and FPo3 will be low. At the output frame boundary, CKo4 will by default have a falling edge while FPo0 is low (CKo4 has no corresponding output frame pulse). At the output frame boundary, CKo5 will by default have a rising edge while FPo5 (FPo_OFF2) will be low. The duration of the frame pulse low cycle and the frequency of the corresponding output clock are shown in Table 3 on page 25. Every frame pulse and clock output can be tristated by programming the enable bits in the Internal Mode Selection (IMS) register.

Pin Name	Output Timing Rate	Output Timing Unit
FPo0 pulse width	244	ns
CKo0	4.096	MHz
FPo1 pulse width	122	ns
CKo1	8.192	MHz
FPo2 pulse width	61	ns
CKo2	16.384	MHz
FPo3 pulse width	244, 122, 61 or 30	ns
CKo3	4.096, 8.192, 16.384 or 32.768	MHz
CKo4	1.544 or 2.048	MHz
FPo5 pulse width	51	ns
CKo5	19.44	MHz

Table 3 - Output Timing Generation

The output timing is dependent on the operation mode that is selected. When the device is in Divided Slave mode, the frequencies on CKo0 - 3 cannot be greater than the input clock, CKi. For example, if the input clock is 8.192 MHz, the CKo2 pin will not produce a valid output clock and the CKo3 pin can only be programmed to output a 4.096 MHz or 8.192 MHz clock signal. The output clocks CKo4 - 5 will not generate valid outputs unless the SLV_DPLLEN (bit 13) of the Control Register (CR) is set.

In Master mode there are programmable output frame pulse, FPo3, and clock pins, CKo3 and CKo4. The outputs from FPo3 and CKo3 are programmed by the CKOFPO3SEL1 - 0 (bits 13 - 12) in the Output Clock and Frame Pulse Selection (OCFSR) register. The output clock pin, CKo4, is controlled by setting the CKO4SEL (bit 14) in the OCFSR register.

In Multiplied Slave mode, CKo4 and CKo5 are not available unless SLV_DPLLEN is set in the Control Register. All other clocks and frame pulses correspond to the timing shown in Table 3 above.

The device also delivers positive or negative output frame pulse and ST-BUS/GCI-Bus output clock formats via the programming of various bits in the Output Clock and Frame Pulse Selection Register (OCFSR). By default, the device delivers the negative output clock format. The ZL50021 can also deliver GCI-Bus format output frame pulses by programming bits of the Output Clock and Frame Pulse Selection Register (OCFSR). As there is a separate bit setting for each frame pulse output, some of the outputs can be set to operate in ST-BUS mode and others in GCI-Bus mode.

The following figures describe the usage of the FPO0P, FPO1P, FPO2P, FPO3P, CKO0P, CKO1P, CKO2P, CKO3P, CKO4P and CKO5P bits to generate the FPo0 - 3 and CKo0 - 5 timing. FPo_OFF2 is configured to provide the non-offset frame pulse corresponding to the 19.44 MHz clock on CKo5 by setting the FP19EN (bit 10) in the FPOFF2 register. In this instance, FPo_OFF2 can be labeled as FPo5.

SCKOFPO0EN = 1 BFPO0P = 0 FPO0POS = 0 1 1 CKOFPO0EN = 1 FPOOP = 11 FPO0POS = 0 CKOFPO0EN = 1 FPOOP = 0FPO0POS = 1 SCKOFPO0EN = 1 FPO0P = 1 FPO0POS = 1 CKOFPO0EN = 1 CKO0P = 0 CKo0 = 4.096 MHz CKOFPO0EN = 1 CKO0P = 1 CKo0 = 4.096 MHz Т

Figure 7 - Output Timing for CKo0 and FPo0




Figure 8 - Output Timing for CKo1 and FPo1

Data Sheet

 $\bigcirc CKOFPO2EN = 1$ $\square FPO2P = 0$ FPO2POS = 0 CKOFPO2EN = 1 FPO2P = 1FPO2POS = 0CKOFPO2EN = 1 FPO2P = 0FPO2POS = 1 SCKOFPO2EN = 1 HFPO2P = 1 UFPO2POS = 1 UFPO2POS = 1 CKOFPO2EN = 1 CKO2P = 0CKo2 = 16.384 MHz CKOFPO2EN = 1 CKO2P = 1 CKo2 = 16.384 MHz

Figure 9 - Output Timing for CKo2 and FPo2




Figure 10 - Output Timing for CKo3 and FPo3 with CKoFPo3SEL1-0="11"

Data Sheet




Figure 11 - Output Timing for CKo4




Figure 12 - Output Timing for CKo5 and FPo5 (FPo_OFF2)

7.0 Data Input Delay and Data Output Advancement

Various registers are provided to adjust the input delay and output advancement for each input and output data stream. The input bit delay and output bit advancement can vary from 0 to 7 bits for each individual stream.

If input delay of less than a bit is desired, different sampling points can be used to handle the adjustments. The sampling point can vary from 1/4 to 4/4 with a 1/4-bit increment for all input streams, unless the stream is operating at 16.384 Mbps, in which case the fractional bit delay has a 1/2-bit increment. By default, the sampling point is set to the 3/4-bit location for non-16.384 Mbps data rates and the 1/2-bit location for the 16.384 Mbps data rate.

The fractional output bit advancement can vary from 0 to 3/4 bits, again with a 1/4-bit increment unless the output stream is operating at 16.38 Mbps, in which case the output fractional bit advancement has a 1/2-bit increment from 0 to 1/2 bit. By default, there is 0 output bit advancement.

Although input delay or output advancement features are available on streams which are operating in bi-directional mode it is not recommended, as it can easily cause bus contention. If users require this function, special attention must be given to the timing to ensure contention is minimized.

7.1 Input Bit Delay Programming

The input bit delay programming feature provides users with the flexibility of handling different wire delays when designing with source streams for different devices.

By default, all input streams have zero bit delay, such that bit 7 is the first bit that appears after the input frame boundary (assuming ST-BUS formatting). The input delay is enabled by STIN[n]BD2-0 (bits 8 - 6) in the Stream Input Control Register 0 - 31 (SICR0 - 31) as described in Table 61 on page 94. The input bit delay can range from 0 to 7 bits.

FPi						
STilol	Last Channel 0 Channel 1 Channel 2					
STi[n] Bit Delay = 0	4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2					
(Default)	→ Bit Delay = 1					
STilol	Last Channel Channel 0 Channel 1 Channel 2					
STi[n] Bit Delay = 1	5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3					
Note: Last Channel = 31, 63, 127 and 255 for 2.048, 4.096, 8.192 and 16.384 Mbps modes respectively.						

Figure 13 - Input Bit Delay Timing Diagram (ST-BUS)

7.2 Input Bit Sampling Point Programming

In addition to the input bit delay feature, the ZL50021 allows users to change the sampling point of the input bit by programming STIN[n]SMP 1-0 (bits 5 - 4) in the Stream Input Control Register 0 - 31 (SICR0 - 31). For input streams operating at any rate except 16.384 Mbps, the default sampling point is at 3/4 bit and users can change the sampling point to 1/4, 1/2, 3/4 or 4/4 bit position. When the stream is operating at 16.384 Mbps, the default sampling point is 1/2 bit and can be adjusted to a 4/4 bit position.




Figure 14 - Input Bit Sampling Point Programming

The input delay is controlled by STIN[n]BD2-0 (bits 8 - 6) to control the bit shift and STIN[n]SMP1 - 0 (bits 5 - 4) to control the sampling point in the Stream Input Control Register 0 - 31 (SICR0 - 31).

Nominal Channel n Boundary						Nominal Channel n+1 Boundary			
STi[n] 0	7	6	5	4	3	2	1	0	7
000 11 001 01 001 00 001 00 001 01 001 00 001 01 010 01 010 01 010 01 010 01 010 01 010 01 010 01 010 01 011 01 011 01 011 00 011 10 011 10 011 11 The first 3 bits The second se	of 2 bits repr With a setting	esent STIN of 011 10 t	[n]SMP1 - 0 he offset wil	for setting I be 3 bits a	the samplin t a 1/2 sam	pling point.	et.		<u>111 11</u> 111 00 <u>111 10</u> <u>111 01</u> <u>110 11</u> <u>110 10</u> <u>110 01</u> <u>101 11</u> <u>101 10</u> <u>101 10</u> <u>101 10</u> <u>100 11</u> <u>100 00</u> <u>100 01</u>

Figure 15 - Input Bit Delay and Factional Sampling Point

7.3 Output Advancement Programming

This feature is used to advance the output data of individual output streams with respect to the output frame boundary. Each output stream has its own bit advancement value which can be programmed in the Stream Output Control Register 0 - 31 (SOCR0 - 31).

By default, all output streams have zero bit advancement such that bit 7 is the first bit that appears after the output frame boundary (assuming ST-BUS formatting). The output advancement is enabled by STO[n]AD 2 - 0 (bits 6 - 4) of the Stream Output Control Register 0 - 31 (SOCR0 - 31) as described in Table 63 on page 98. The output bit advancement can vary from 0 to 7 bits.




Figure 16 - Output Bit Advancement Timing Diagram (ST-BUS)

7.4 Fractional Output Bit Advancement Programming

In addition to the output bit advancement, the device has a fractional output bit advancement feature that offers better resolution. The fractional output bit advancement is useful in compensating for varying parasitic load on the serial data output pins.

By default all of the streams have zero fractional bit advancement such that bit 7 is the first bit that appears after the output frame boundary. The fractional output bit advancement is enabled by $STO[n]FA \ 1 - 0$ (bits 8 - 7) in the Stream Output Control Register 0 - 31 (SOCR0 - 31). For all streams running at any data rate except 16.384 Mbps the fractional bit advancement can vary from 0, 1/4, 1/2 to 3/4 bits. For streams operating at 16.384 Mbps, the fractional bit advancement can be set to either 0 or 1/2 bit.




Figure 17 - Output Fractional Bit Advancement Timing Diagram (ST-BUS)

7.5 External High Impedance Control Advancement

The external high impedance signals can be programmed to better match the timing required by the external buffers. By default, the output timing of the STOHZ signals follows the programmed channel delay and bit offset of their corresponding ST-BUS/GCI-Bus output streams. In addition, for all high impedance streams operating at any data rate except 16.384 Mbps, the user can advance the STOHZ signals a further 0, 1/4, 1/2, 3/4 or 4/4 bits by programming STOHZ[n]A 2 - 0 (bit 11 - 9) in the Stream Output Control Register. When the stream is operating at 16.384 Mbps, the additional STOHZ advancement can be set to 0, 1/2 or 4/4 bits by programming the same register.




Figure 18 - Channel Switching External High Impedance Control Timing

8.0 Data Delay Through the Switching Paths

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform timeslot interchange functions with different throughput delay capabilities on a per-channel basis. For voice applications, select variable throughput delay to ensure minimum delay between input and output data. In wideband data applications, select constant delay to maintain the frame integrity of the information through the switch. The delay through the device varies according to the type of throughput delay selected by the V/ \overline{C} (bit 14) in the Connection Memory Low when CMM = 0.

8.1 Variable Delay Mode

Variable delay mode causes the output channel to be transmitted as soon as possible. This is a useful mode for voice applications where the minimum throughput delay is more important than frame integrity. The delay through the switch can vary from 7 channels to 1 frame + 7 channels. To set the device into variable delay mode, VAREN (bit 4) in the Control Register (CR) must be set before V/C (bit 14) in the Connection Memory Low when CMM = 0. If the VAREN bit is not set and the device is programmed for variable delay mode, the information read on the output stream will not be valid.

In variable delay mode, the delay depends on the combination of the source and destination channels of the input and output streams.

m = input channel number	n-m <= 0	0 < n-m < 7	r	ı-m = 7	n-m > 7
n = output channel number			STio < STi	STio >= STi	
T = Delay between input and output	1 frame - (m-n)	1 frame	+ (n-m)	n-m	

Table 4 - Delay for Variable Delay Mode

For example, if Stream 4 Channel 2 is switched to Stream 5 Channel 9 with variable delay, the data will be output in the same 125 μ s frame. Contrarily, if Stream 6 Channel 1 is switched to Stream 9 Channel 3, the information will appear in the following frame.




Figure 19 - Data Throughput Delay for Variable Delay

8.2 Constant Delay Mode

In this mode, frame integrity is maintained in all switching configurations. The delay though the switch is 2 frames -Input Channel + Output Channel. This can result in a minimum of 1 frame + 1 channel delay if the last channel on a stream is switched to the first channel of a stream. The maximum delay is 3 frames - 1 channel. This occurs when the first channel of a stream is switched to the last channel of a stream. The constant delay mode is available for all output channels.

The data throughput delay is expressed as a function of ST-BUS/GCI-Bus frames, input channel number (m) and output channel number (n). The data throughput delay (T) is:

T = 2 frames + (n - m)

The constant delay mode is controlled by V/\overline{C} (bit 14) in the Connection Memory Low when CMM = 0. When this bit is set low, the channel is in constant delay mode. If VAREN (bit 4) in the Control Register (CR) is set (to enable variable throughput delay on a chip-wide basis), the device can still be programmed to operate in constant delay mode.




Figure 20 - Data Throughput Delay for Constant Delay

9.0 Connection Memory Description

The connection memory consists of two blocks, Connection Memory Low (CM_L) and Connection Memory High (CM_H). The CM_L is 16 bits wide and is used for channel switching and other special modes. The CM_H is 5 bits wide and is used for the voice coding function. When UAEN (bit 15) of the Connection Memory Low (CM_L) is low, μ -law/A-law conversion will be turned off and the contents of CM_H will be ignored. Each connection memory location of the CM_L or CM_H can be read or written via the 16 bit microprocessor port within one microprocessor access cycle. See Table 68 on page 101 for the address mapping of the connection memory. Any unused bits will be reset to zero on the 16-bit data bus.

For the normal channel switching operation, CMM (bit 0) of the Connection Memory Low (CM_L) is programmed low. SCA7 - 0 (bits 8 - 1) indicate the source (input) channel address and SSA4 - 0 (bits 13 - 9) indicate the source (input) stream address. The 5-bit contents of the CM_H will be ignored during the normal channel switching mode without the μ -law/A-law conversion when UAEN (bit 15) of the Connection Memory Low (CM_L) is set to zero. If μ -law/A-law conversion is required, the CM_H bits must be programmed first to provide the voice/data information, the input coding law and the output coding law before the assertion of UAEN (bit 15) in the Connection Memory Low.

When CMM (bit 0) of the Connection Memory Low (CM_L) is programmed high, the ZL50021 will operate in one of the special modes described in Table 70 on page 103. When the per-channel message mode is enabled, MSG7 - 0 (bit 10 - 3) in the Connection Memory Low (CM_L) will be output via the serial data stream as message output data. When the per-channel message mode is enabled, the μ -law/A-law conversion can also be enabled as required.

10.0 Connection Memory Block Programming

This feature allows for fast initialization of the connection memory after power up.

10.1 Memory Block Programming Procedure

- 1. Set MBPE (bit 3) in the Control Register (CR) from low to high.
- 2. Configure BPD2 0 (bits 3 1) in the Internal Mode Selection (IMS) register to the desired values to be loaded into CM_L.
- Start the block programming by setting MBPS (bit 0) in the Internal Mode Selection Register (IMS) high. The values stored in BPD2 0 will be loaded into bits 2 0 of all CM_L positions. The remaining CM_L locations (bits 15 3) and the programmable values in the CM H (bits 4 0) will be loaded with zero values.

The following tables show the resulting values that are in the CM_L and CM_H connection memory locations.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	BPD2	BPD1	BPD0

Table 5 - Connection Memory Low After Block Programming

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 6 - Connection Memory High After Block Programming

Note: Bits 15 to 5 are reserved in Connection Memory High and should always be 0.

It takes at least two frame periods (250 μ s) to complete a block program cycle.

MBPS (bit 0) in the Control Register (CR) will automatically reset to a low position after the block programming process has completed.

MBPE (bit 3) in the Internal Mode Selection (IMS) register must be cleared from high to low to terminate the block programming process. This is not an automatic action taken by the device and must be performed manually.

Note: Once the block program has been initiated, it can be terminated at any time prior to completion by setting MBPS (bit 0) in the Control Register (CR) or MBPE (bit 3) in the Internal Mode Selection (IMS) register to low. If the MBPE bit was used to terminate the block programming, the MBPS bit will have to be set low before enabling other device operations.

11.0 Device Operation in Master Mode and Slave Modes

This device has two main operating modes - Master mode and Slave mode. Each operating mode has different input/output clock and frame pulse setup requirements and usage.

If the device is programmed to work in Master mode, it is expected that the input clock and frame pulse will be supplied from the embedded DPLL, either directly using the internal loopback mode or indirectly through external loopback path. Sources and destinations of the device's serial input and output data, respectively, have to be synchronized with the device's output clock and frame pulse. In Master mode, output clocks and frame pulses are driven by the DPLL and they are always available with any of the specified frequencies.

The device can also operate in two different Slave modes: Divided Slave mode and Multiplied Slave mode. In either Slave modes, output clocks and frame pulses are generated based on CKi and FPi. The difference is that, in Divided Slave mode, the output clocks and frame pulses are directly divided from CKi/FPi, while in Multiplied Slave

mode, the output clocks and frame pulses are generated from an internal high-speed clock synchronized to CKi and FPi. Therefore, in Divided Slave mode, the output clock rates cannot exceed the CKi rate (the output data rates are also limited as per Table 1), but in Multiplied Slave mode, all specified output clock rates and data rates are available on CKo0-3 and STio0-31. The input data rate cannot exceed the CKi rate in either Slave modes, because input data are always sampled directly by CKi.

By default, CKo4, CKo5 and FPo5 are not available in Slave mode, as the embedded DPLL is disabled. However, the DPLL can be activated even in Slave mode by programming the SLV DPLLEN bit in the Control Register. When the DPLL is enabled in Slave mode, CKo4, CKo5 and FPo5 are generated from the DPLL synchronized to one of the REF0-3 inputs, while the other clocks, frame pulses, and input/output data are synchronized to CKi/FPi. It basically creates two separate timing domains - one for the DPLL, and one for data switch logic. The two can be totally asynchronous to each other. In this case the DPLL will be fully functional, including its capability of reference monitoring.

Note that an external oscillator is required whenever the DPLL is used.

Table 7, "ZL50021 Operating Modes" on page 38 summarizes the different modes of operation available within the ZL50021. Each Major mode has various associated Minor modes that are determined by setting the relevant Input Control pins and Control Register bits (Table 18, "Control Register (CR) Bits" on page 56) indicated in the table.

Dev	vice		Input P	ins			CR Register		Output Clock Pins					ata Pins
Operating Mode		Control		Signal		Bits			Reference Lock		Enabled		Clock Source	
Major	Minor	OSC_EN	MODE_4M [1:0]	OSCi	СКі	OPM [1:0]	SLV_DPLLEN	CKi_LP	CKo0-3	CKo4-5	CKo0-3	CK04-5	STi	STo
Master	CKi	1	00	20 MHz	4/8/16 M	00	Х	0	Freerun, H		Yes	Yes	CKi*	Cko2
	Loopback				Х			1	or RE	F0-3			Cko2	(DPLL)
Divided	4 M	1	11	20 MHz	4 M	01	1	Х	CKi	REF0-3		Yes	CKi	CKo0-3
Slave	8/16 M		00		8/16 M									(CKi)
	4 M	0	11	Х	4 M	X0	0			Х		No		
8/16 M	8/16 M		00		8/16 M									
Multiplied	4 M	1	11	20 MHz	4 M	11	1		CKi MULT	REF0-3		Yes		CKo0-3
Slave	8/16 M		00		8/16 M									(CKi MULT
	4 M	0	11	Х	4 M	X1	0			х		No		
	8/16 M		00		8/16 M									
_egend:	I		L	1	1			1	1	1		1		1
K - Don't c	are or not ap	oplicable.												
	Lock - Refe Normal Mod		ignal the outp	out pins a	re locked t	0:								
			ly through to clock multipl		-0.0									

* CKi must be phase aligned (edge synchronous) to CK00-3.

Clock Source - Refers to which clock samples STi and which clock outputs STo; STi applies when STi or STio is input; STo applies when STio is output.

Table 7 - ZL50021 Operating Modes

11.1 Master Mode Operation

When the device is in Master mode, the DPLL is phase-locked to the one of four DPLL reference signals, REF0 to REF3, which are sourced by an external 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz signal. The on-chip DPLL also offers reference switching and monitoring, jitter attenuation, freerun and holdover functions. In this mode, STio0 - 31 are driven by a clock generated by the DPLL, which also provides all the output clocks (CKo0 - 5) and frame pulses (FPo0 - 3 and FPo_OFF0 - 2). One of the output clocks and frame pulses should be looped back to CKi/FPi as reference for the input data, either by internal loopback (by setting the CKi_LP bit high in the Control Register) or through some external loopback paths. If external loopback is used, it is recommended that CKo2 (16.384MHz) and FPo2 (61ns pulse) are used so that all input data rates are available.

11.2 Divided Slave Mode Operation

When the device is in Divided Slave mode, STio0 - 31 are driven by CKi. In this mode, the output streams and clocks have the same jitter characteristics as the input clock (CKi), but the input and output data rates cannot exceed the limit defined by CKi (as per Table 1). For example, if CKi is 4.096 MHz, the input and output data rate cannot be higher than 2.048 Mbps, and the generated output clock rates cannot exceed 4.096 MHz. If the DPLL is not enabled, an external oscillator is optional in Divided Slave mode.

11.3 Multiplied Slave Mode Operation

When the device is in Multiplied Slave mode, device hardware is used to multiply CKi internally. STio0 - 31 are driven by this internally generated clock. In this mode, the output clocks and data can run at any of the specified rates, but they may have different jitter characteristics from the input clock (CKi). The input data rates are still limited by the CKi rate (as per Table 1), as input data are always sampled directly by CKi. If the DPLL is not enabled, an external oscillator is not required in Multiplied Slave mode.

12.0 Overall Operation of the DPLL

The DPLL accepts four input references and delivers six output clocks and five output frame pulses. The DPLL meets or exceeds all of the requirements of the Telcordia GR-1244-CORE standard for a Stratum 3 compliant PLL. This includes the freerun, reference switching and monitoring, jitter/wander attenuation and holdover functions. The intrinsic output jitter of the DPLL does not exceed 1 ns (except for the 1.544 MHz output).

The input locking range of the DPLL is programmable, such that it can be larger than the strict Stratum 3 requirements.

The DPLL is able to lock to an input reference presented on the REF0 - 3 inputs. It is possible to force the DPLL module to lock to a selected reference, to prefer one reference, to enter holdover mode or to freerun.

While in freerun mode, the DPLL is able to work in software mode which allows the user to program an output frequency offset value through the microport of the device. Depending on the selected software mode, the DPLL outputs can:

- a. gradually meet the given frequency offset (following pre-programmed phase alignment speed (phase slope) and internal filter response), or
- b. immediately, upon finishing the microport write, reach the given frequency offset, allowing an external filter to be used.

12.1 DPLL Timing Modes

There are four timing modes for the DPLL: normal, holdover, automatic and freerun modes. In addition to these four functional timing modes, the DPLL can also be programmed to internal reset mode.

12.1.1 Normal Mode

In normal mode, the DPLL generates clocks and frame pulses that are phase locked to the active input reference. Jitter on the input clock is attenuated by the DPLL.

12.1.2 Holdover Mode

In holdover mode, the DPLL no longer synchronizes the output clock to any input reference. It maintains the frequency that it was at prior to entering holdover mode. The holdover mode typically happens when the input clock becomes unreliable or is lost altogether. It takes some time for the system to realize that the input clock is unreliable. Meanwhile, the DPLL tracks an unreliable clock. Therefore the DPLL could hold to an invalid frequency when it enters holdover mode. In order to prevent this situation, the DPLL stores the current frequency at regular intervals in holdover memory so that it can restore the frequency of the input clock just after the input clock became unreliable.

The accuracy of the output clock with respect to the last valid input clock is subject to certain standards referred to as Stratum levels where each level requires a certain accuracy. The standards ANSI T1.101 and Telcordia GR-1244-CORE specify the Stratum level requirements. Where ANSI just gives one total number, Telcordia splits it into three components, thereby creating a more stringent requirement than ANSI.

In order to meet Stratum 3, the holdover accuracy of the DPLL is better than 0.05 ppm. Note that in order for the system to meet Stratum 3, the system clock provided by the external oscillator must meet the requirements for the temperature dependence and drift. If Stratum 3 accuracy is not required, a less stable and cheaper system clock can be used instead.

12.1.3 Automatic Mode

In this mode, the state machine controls the DPLL based on the settings in the registers and the quality of the reference input clocks. The DPLL is internally either in normal or holdover mode. In the following two sections, the reference selection and state machine operation in automatic mode will be explained in more details.

12.1.3.1 Automatic Reference Switching Without Preferences

When the DPLL is programmed to operate in Automatic mode without Preference (RCCR Register, PMS2-0 bits = 000), all references, REF0-3, will have equal importance. A circulating *Round Robin* selection sequence determines the reference to be used as shown in Figure 21. The state machine basically searches for valid reference in a circular order of REF0 -> REF1 -> REF2 -> REF3 -> REF0, etc.




Figure 21 - Automatic Reference Switching State Diagram with No Preferred Reference

12.1.3.2 Automatic Reference Switching With Preference

If a particular reference needs to have higher priority than the others, the device can be programmed in Automatic mode with a preferred reference (RCCR Register, PMS2-0 bits = 001). When a preferred reference is selected, the device can only switch automatically between two references, as shown in Table 8. The preferred reference will be used as the primary reference and, by default, only its next consecutive reference will be used as the secondary reference. No more than two references can be used in Automatic mode when a preferred reference is selected.

	Primary Reference (Preferred)	Secondary Reference
Option 1	Ref 0	Ref 1
Option 2	Ref 1	Ref 2
Option 3	Ref 2	Ref 3
Option 4	Ref 3	Ref 0

Table 8 - Preferred Reference Selection Options

Figure 22 shows the state diagram for the four valid options of automatic reference switching with a preferred reference.




Figure 22 - Automatic Reference Switching State Diagrams with Preferred Reference

With a preferred reference, if more than two references are required, or the two references are not in consecutive order, or the roles of the two references need to be interchanged, then external software is required to manually control the reference switching of the DPLL (by monitoring the reference failure status and reprogramming the device accordingly).

12.1.4 Freerun Mode

In freerun mode, the DPLL generates a fixed output frequency based on the crystal oscillator and a programmed centre frequency. To meet Stratum 3, the accuracy of the circuitry for the freerunning output clock must be 4.6 ppm or better. The circuit's freerun accuracy is better than 0.003 ppm.

In freerun mode, the DPLL does not lock to any reference. It is important that the device is not simultaneously in freerun mode (see the RCCR Register) and fast lock mode (see the BWCR Register). Otherwise, the output frame pulse may not be generated correctly.

12.1.4.1 Software Controlled Mode

When the DPLL is in the freerun mode, it can be put into software controlled mode by enabling the SWE (bit 3) in the DPLL Control Register (DPLLCR). The Software Delta Frequency Register (SWDFR) contains the frequency offset to which the DPLL outputs will move. If SWF (bit 4) in the DPLL Control Register (DPLLCR) is low, the DPLL outputs will gradually move to the given frequency offset, with the speed defined by the DPLL internal filter and phase alignment speed (phase slope) limiter. If SWF (bit 4) is high, the DPLL outputs will reach the Software Delta Frequency Register (SWDFR) frequency offset immediately after it is written, allowing an external software-based filter and phase alignment speed (phase slope) limiter to be used. When SWE (bit 3) is low or the DPLL is not in the freerun mode, the value of Software Delta Frequency Register (SWDFR) will be ignored. For detailed description of the DPLL Control Register (DPLLCR) bits and the Software Delta Frequency Register (SWDFR) bits see Table 29 on page 66, and Table 33 on page 71, respectively.

12.1.5 DPLL Internal Reset Mode

DPLL_IRM (bit 0) in the DPLL Control Register (DPLLCR) enables the internal reset mode. In the internal reset mode, the DPLL module is disabled to save power. The circuit will be reset continuously and no output clocks will be generated. When the internal DPLL module is in the internal reset mode, all registers remain accessible. Note that applying the DPLL reset does not reset the DPLL registers: they preserve the values that they had prior to entering reset.

13.0 DPLL Frequency Behaviour

13.1 Input Frequencies

The DPLL is capable of synchronizing to one of the following input frequencies:

8 kHz
1.544 MHz (DS1)
2.048 MHz (E1)
4.096 MHz
8.192 MHz
16.384 MHz
19.44 MHz

Table 9 - DPLL Input Reference Frequencies

13.2 Input Frequencies Selection

The input frequencies of REF 0 - 3 can be automatically detected or programmed independently by the Reference Frequency Register (RFR) if RFRE (bit 1) in the DPLL Control Register (DPLLCR) is set. The detected frequency of the selected reference is indicated in the Reference Change Status Register (RCSR). In addition, the detected frequencies of all four references are indicated in the Reference Frequency Status Register (RFSR). See Table 29 on page 66, Table 30 on page 68, Table 41 on page 78 and Table 59 on page 92 for the detailed bit description of the DPLL Control Register (DPLLCR), Reference Frequency Register (RFR), Reference Change Status Register (RCSR) and Reference Frequency Status Register (RFSR).

13.3 Output Frequencies

The DPLL generates a limited number of output signals. All signals are synchronous to each other and in the normal operating mode, are locked to the selected input reference. The DPLL provides outputs with the following frequencies:

CKo0	4.096 MHz
CKo1	8.192 MHz
CKo2	16.384 MHz
CKo3	4.096 MHz, 8.192 MHz, 16.384 MHz or 32.768 MHz
CKo4	1.544 MHz or 2.048 MHz
CKo5	19.44 MHz
FPo0	8 kHz (244 ns wide pulse)
FPo1	8 kHz (122 ns wide pulse)
FPo2	8 kHz (61 ns wide pulse)
FPo3	8 kHz (122 ns, 61 ns or 30 ns wide pulse)
FPo5	8 kHz (51 ns wide pulse)

Table 10 - Generated Output Frequencies

13.4 Pull-In/Hold-In Range (also called Locking Range)

The widest tolerance required for any of the given input clock frequencies is ± 130 ppm for the T1 clock (1.544 MHz). If the system clock (crystal/oscillator) accuracy is ± 30 ppm, it requires a minimum pull-in range of ± 160 ppm. Users who do not require the ± 30 ppm freerun accuracy of the DPLL can use a ± 100 ppm system clock. Therefore the pull-in range is a minimal ± 230 ppm. The pull-in range is programmable through the Frequency Locking Range Register (FLRR) as described in Table 35 on page 72. Since the width of the register is 14 bits, the maximum programmable pull-in range can be as high as ± 372 ppm. The minimum pull-in/hold-in range required for Stratum 3 clocks is ± 4.6 ppm. The default pull-in range of this device is ± 20 ppm.

14.0 Jitter Performance

14.1 Input Clock Cycle to Cycle Timing Variation Tolerance

The ZL50021 has an exceptional cycle to cycle timing variation tolerance of 20 ns. This allows the ZL50021 to synchronize off a low cost DPLL when it is in either Divided Slave mode or Multiplied Slave mode.

14.2 Input Jitter Acceptance

The input jitter acceptance is specified in standards as the minimum amount of jitter of a certain frequency on the input clock that the DPLL must accept without making cycle slips or losing lock. The lower the jitter frequency, the larger the jitter acceptance. For jitter frequencies below a tenth of the cut-off frequency of the DPLL's jitter transfer function, it safely can be said that any provided input jitter will be followed by the DPLL. The maximum value of jitter tolerance for the DPLL is $\pm 1023 \text{ UI}_{\text{D-D}}$.

14.3 Jitter Transfer Function

The corner frequency (-3 dB) of the DPLL is programmable through LPF (bits 3 - 0) in the Bandwidth Control Register (BWCR) from 0.475 Hz to 15.5 kHz, in 16 steps. Stratum 3 requires a corner frequency of maximally 3 Hz. The default corner frequency is 1.9 Hz.

15.0 DPLL Specific Functions and Requirements

15.1 Lock Detector

To determine if the DPLL is locked to the input clock, a lock detector monitors the phase value output of the phase detector, which represents the difference between input reference and output feedback clock. If the phase value is below a certain threshold for a certain interval, the DPLL is pronounced locked to the input clock. The monitoring is done in intervals of 4 ms. The lock detector threshold and the interval are programmable by the user through the Lock Detector Threshold Register (LDTR) and the Lock Detector Interval Register (LDIR) respectively. See Table 36 on page 73 and Table 37 on page 73 for the bit descriptions of the Lock Detector Threshold Register (LDTR) and Lock Detector Interval Register (LDTR) registers respectively. The value of the Lock Detector Threshold Register (LDTR) should be programmed with respect to the maximum expected jitter frequency and amplitude on the selected input references.

The lock status can be monitored through the Reference Change Status Register (RCSR). See Table 41 on page 78 for the bit description of the Reference Change Status Register (RCSR).

15.2 Maximum Time Interval Error (MTIE)

Several standards require that the output clock of the DPLL may not move in phase more than a certain amount. In order to meet those standards, a special circuit maintains the phase of the DPLL output clock during reference and mode rearrangements. The total output phase change or Maximum Timing Interval Error (MTIE) during rearrangements is less than 31 ns per rearrangement, exceeding Stratum 3 requirements. After a large number of reference switches, the accumulated phase error can become significant, so it is recommended to use MTIE reset in such situations, to realign outputs to the nearest edge of the selected reference. The MTIE reset can be programmed by setting MTR (bit 7) in the Reference Change Control Register (RCCR), as described in Table 40 on page 76.

15.3 Phase Alignment Speed (Phase Slope)

Besides total phase change, standards also require a certain rate of the phase change of the output clock. The phase alignment speed is programmable by the user through a value in the Slew Rate Limit Register (SRLR) as described in Table 38 on page 74. Stratum 3 requires that the phase alignment speed not exceed 81 ns per 1.326 ms (61ppm). The width of the register and the limiter circuitry, if not bypassed, provide a maximum phase change alignment speed of 186 ppm.

The limiter circuitry can be bypassed by programming BLM (bit 13) in the Bandwidth Control Register (BWCR). Bypassing limiter (combined with choice of other parameters in the BWCR register) can achieve very fast lock of the output clock to the selected input reference. A side effect of the bypassing limiter is manifested through much higher intrinsic jitter. Once the bypassing is stopped, the jitter characteristics are guaranteed. The phase alignment speed default value is 56 ppm.

15.4 Fast Locking Mode

If very fast locking feature (e.g., locking time in order of 1 s) is desirable, the Bandwidth Control Register (BWCR) can be programmed to accommodate the feature for any selected corner frequency. In this mode, the DPLL's phase alignment speed limiter is bypassed. See Table 39, "Bandwidth Control Register (BWCR) Bits" on page 74.

Semi-fast locking mode does not bypass the internal phase alignment speed limiter, thereby maintaining phase alignment speed. This mode can be achieved by programming the SM_FST bit in the DPLL Control Register.

In freerun mode, the DPLL does not lock to any reference. It is important that the device is not simultaneously in freerun mode (see the RCCR Register) and fast lock mode (see the BWCR Register). Otherwise, the output frame pulse may not be generated correctly.

15.5 Reference Monitoring

The quality of the four input reference clocks is continuously monitored by the reference monitors. There are separate reference monitor circuits for the four DPLL references. References are checked for short phase (single period) deviations as well as for frequency (multi-period) deviations with hysteresis.

The Reference Status Register (RSR) reports the status of the reference monitors. The register bits are described in Table 57 on page 89. The Reference Mask Register (RMR) allows users to ignore the monitoring features of the reference monitors. See Table 58 on page 90 for details.

15.6 Single Period Reference Monitoring

Values for short phase deviations (upper and lower limit) are programmable through registers. The unit of the binary values of these numbers is 100 MHz clock period (10ns). Single period deviation limits are more relaxed than multi period limits, and are used for early detection of the reference loss, or huge phase jumps.

Registers containing the lower and upper limits of the acceptance range for the single input reference period measurement are: Reference Lower Limit Registers: R0LLR, R1LLR, R2LLR and R3LLR and the Reference Upper Limit Registers: R0ULR, R1ULR, R2ULR and R3ULR.

The default values for the upper and lower limits are shown in the following table:

Reference Frequency	Comment
8 kHz	10 Ulp-p
1.544 MHz	0.3 Ulp-p
2.048 MHz	0.2 Ulp-p
4.096 MHz	0.2 Ulp-p
8.192 MHz	0.2 Ulp-p
16.384 MHz	0.2 Ulp-p
19.44 MHz	0.2 Ulp-p

Table 11 - Values for Single Period Limits

Reference Frequency	Upper Limit (in 10 ns units)	Lower Limit (in 10 ns units)	Comment
8 kHz	ʻh2E4A	'h335C	6.4 us (10 Ulp-p of 1.544 MHz)
1.544 MHz	'h002B	'h0055	0.3 Ulp-p
2.048 MHz	'h0025	'h003B	0.2 Ulp-p
4.096 MHz	ʻh0011	'h001E	0.2 Ulp-p
8.192 MHz	'h0007	'h000F	0.2 Ulp-p
16.384 MHz	'h0002	'h0008	0.2 Ulp-p
19.44 MHz	'h0002	ʻh0007	0.2 Ulp-p

15.7 Multiple Period Reference Monitoring

To monitor reference failure based on frequency offset, multi period checking is performed. Reference validation time is prescribed by Telcordia GR-1244-CORE and is between 10 and 30 seconds. To meet the criteria for reference validation time, the time base for multi period monitoring has to be big enough and is programmable. To implement hysteresis, the upper limits are split into near upper and far upper limits and the lower limits are split into near upper and far upper limits and the lower limits are split into near lower and far lower limits. The reference failure is detectable only when the reference passes far limits, but passing is not detected until the reference is within near limits. The zone between near and far limits, called the "grey zone", is required by standards and prevents unnecessary reference switching when the selected reference is close to the boundary of failure.

The monitor makes a decision about reference validity after two consecutive measurements with respect to its time base. The time base for multi-period monitoring, by default, is 10 seconds. The time base is defined in the number of reference clock cycles and is programmable.

Assuming that the evaluation time is chosen to be the same regardless of reference frequency (10 seconds), the parameters that allow hysteresis functionality also have the same values, regardless of the reference frequency. These parameters (near lower, far lower, near upper and far upper limits) are programmable.

Registers containing the multi period count are: Reference Multi-Period Counter Registers: R0MPCRL, R0MPCRU, R1MPCRL, R1MPCRU, R2MPCRU, R3MPCRL and R3MPCRU.

For the measurement length of multiple clock periods, the period count is set by the Reference Multi-Period Count Registers - Lower 16 Bits: R0MPCRL, R1MPCRL, R2MPCRL and R3MPCRL and the Reference Multi-Period Count Registers - Upper 16 Bits: R0MPCRU, R1MPCRU, R2MPCRU, and R3MPCRU.

The near upper measurement limits are set by the Multi-Period Near Upper Limit Registers, MPNULRL and MPNULRU.

The far upper measurement limits are set by the Multi-Period Far Upper Limit Registers, MPFULRL and MPFULRU.

The near lower measurement limits are set by the Multi-Period Near Lower Limit Registers, MPNLLRL and MPNLLRU.

The far lower measurement limits are set by the Multi-Period Far Lower Limit Registers, MPFLLRL and MPFLLRU.

The registers' default values upon the device reset comply to Stratum 3 when reference frequencies are 8 kHz. If MRLE (bit 2) of the DPLL Control Register (DPLLCR) is not set, all above mentioned registers for limits and counter values will be ignored and the Stratum 3 default values will be used. The values that comply to Stratum 3 for each detected input reference frequency are used. In order to use programmed values for the monitor registers, MRLE (bit 2) has to be set, in the eventuality that values other than Stratum 3 compliant values are desired.

	Stratum 3 Default Values (in 10 ns units)
Far Upper Limit	-11.287 ppm 'h3B9A9DE8
Near Upper Limit	-9.913 ppm 'h3B9AA346
Nominal Value	0 ppm 'h3B9AC9FF
Near Lower Limit	9.913ppm 'h3B9AF0B8
Far Lower Limit	11.287 ppm 'h3B9AF616

Table 13 - Multi-period Hysteresis Limits

16.0 Microprocessor Port

The device provides access to the internal registers, connection memories and data memories via the microprocessor port. The microprocessor port is capable of supporting both Motorola and Intel non-multiplexed microprocessors. The microprocessor port consists of a <u>16-bit parallel</u> data bus (D15 - 0), 14 bit address bus (A13 - 0) and six control signals (MOT_INTEL, CS, DS_RD, R/W_WR, IRQ and DTA_RDY).

The data memory can only be read from the microprocessor port. For a data memory read operation, D7 - 0 will be used and D15 - 8 will output zeros.

For a CM_L read or write operation, all bits (D15 - 0) of the data bus will be used. For a CM_H write operation, D4 - 0 of the data bus must be configured and D15 - 5 are ignored. D15 - 5 must be driven either high or low. For a CM_H read operation, D4 - 0 will be used and D15 - 5 will output zeros.

Refer to Figure 26 on page 109, Figure 27 on page 110, Figure 28 on page 111 and Figure 29 on page 112 for the microprocessor timing.

17.0 Device Reset and Initialization

The RESET pin is used to reset the ZL50021. When this pin is low, the following functions are performed:

- synchronously puts the microprocessor port in a reset state
- tristates the STio0 31 outputs
- drives the STOHZ0 15 outputs to high
- preloads all internal registers with their default values (refer to the individual registers for default values)
- clears all internal counters

17.1 Power-up Sequence

The recommended power-up sequence is for the V_{DD_IO} supply (normally +3.3 V) to be established before the power-up of the V_{DD_CORE} supply (normally +1.8 V). The V_{DD_CORE} supply may be powered up at the same time as V_{DD_IO}, but should not "lead" the V_{DD_IO} supply by more than 0.3 V.

17.2 Device Initialization on Reset

Upon power up, the should be initialized as follows:

- · Set the ODE pin to low to disable the STio0 31 outputs and to drive STOHZ0 15 to high
- Set the TRST pin to low to disable the JTAG TAP controller
- Reset the device by pulsing the $\overline{\text{RESET}}$ pin to zero for longer than 1 μs
- After releasing the RESET pin from low to high, wait for a certain period of time (see Note below) for the device to stabilize from the power down state before the first microprocessor port access can occur
- Program CKIN1 0 (bit 6 -5) in the Control Register (CR) to define the frequency of the CKi and FPi inputs
- Wait at least 500 µs prior to the next microport access (see Note below)
- · Use the block programming mode to initialize the connection memory
- Release the ODE pin from low to high after the connection memory is programmed

NOTE: If an external oscillator is used, the waiting time is 500 μ s. Without the external oscillator, if CKi is 16.384 MHz, the waiting time is 500 μ s; if CKi is 8.192 MHz, the waiting time is 1ms; if CKi is 4.096 MHz, the waiting time is 2 ms.

17.3 Software Reset

In addition to the hardware reset from the RESET pin, the device can also be reset by using software reset. There are two software reset bits in the Software Reset Register (SRR). SRSTDPLL (bit 0) is used to reset the DPLL while SRSTSW (bit 1) resets the rest of the switch.

18.0 Pseudorandom Bit Generation and Error Detection

The ZL50021 has one Bit Error Rate (BER) transmitter and one BER receiver for each pair of input and output streams, resulting in 32 transmitters connected to the output streams and 32 receivers associated with the input streams. Each transmitter can generate a BER sequence with a pattern of 2^{15} -1 pseudorandom code (ITU O.151). Each transmitter can start at any location on the stream and will last for a minimum of 1 channel to a maximum of 1 frame time (125 μ s). The BER receivers and transmitters are enabled by programming the RBEREN (bit 5) and TBEREN (bit 4) in the IMS register. In order to save power, the 32 transmitters and/or receivers can be disabled. (This is the default state.)

Multiple connection memory locations can be programmed for BER tests such that the BER patterns can be transmitted for multiple consecutive output channels. If consecutive input channels are not selected, the BER receiver will not compare the bit patterns correctly. The number of output channels which the BER pattern occupies has to be the same as the number of channels defined in the BER Length Register (BRLR) which defines how many BER channels are to be monitored by the BER receiver.

For each input stream, there is a set of registers for the BER test. The registers are as follows:

- BER Receiver Control Register (**BRCR**) ST[n]CBER (bit 1) is used to clear the Bit Receiver Error Register (BRER). ST[n]SBER (bit 0) is used to enable the per-stream BER receiver.
- BER Receiver Start Register (**BRSR**) ST[n]BRS7 0 (bit 7 0) defines the input channel from which the BER sequence will start to be compared.
- BER Receiver Length Register (**BRLR**) ST[n]BL8 0 (bit 8 0) define how many channels the sequence will last. Depending on the data rate being used, the BER test can last for a maximum of 32, 64, 128 or 256 channels at the data rates of 2.048, 4.096, 8.192 or 16.384 Mbps, respectively. The minimum length of the BER test is a single channel. The user must take care to program the correct channel length for the BER test so that the channel length does not exceed the total number of channels available in the stream.

 BER Receiver Error Register (BRER) - This read-only register contains the number of counted errors. When the error count reaches 0xFFFF, the BER counter will stop updating so that it will not overflow. ST[n]CBER (bit 1) in the BER Receiver Control Register is used to reset the BRER register.

For normal BER operation, CMM (bit 0) must be 1 in the Connection Memory Low (CM_L). PCC1 - 0 (bits 2 - 1) in the Connection Memory Low must be programmed to "10" to enable the per-stream based BER transmitters. For each stream, the length (or total number of channels) of BER testing can be as long as one whole frame, but the channels MUST be consecutive. Upon completion of programming the connection memory, the corresponding BER receiver can be started by setting ST[n]SBER (bit 0) in the BRCR to high. There must be at least 2 frames (250 μ s) between completion of connection memory programming and starting the BER receiver before the BER receiver can correctly identify BER errors. A 16 bit BER counter is used to count the number of bit errors.

19.0 PCM A-law/μ-law Translation

The ZL50021 provides per-channel code translation to be used to adapt pulse code modulation (PCM) voice or data traffic between networks which use different encoding laws. Code translation is valid in both Connection Mode and Message Mode.

In order to use this feature, the Connection Memory High (CM_H) entry for the output channel must be programmed. V/D (bit 4) defines if the traffic in the channel is voice or data. Setting ICL1 - 0 (bits 3 - 2) programs the input coding law and OCL1 - 0 (bits 1- 0) programs the output coding law as shown in Table 14.

Input Coding (ICL1- 0)	Output Coding (OCL1 - 0)	Voice Coding (V/D bit = 0)	Data Coding (V/D bit = 1)
00	00	ITU-T G.711 A-law	No code
01	01	ITU-T G.711 μ-law	Alternate Bit Inversion (ABI)
10	10	A-law without Alternate Bit Inversion (ABI)	Inverted Alternate Bit Inversion (ABI)
11	11	μ-law without Magnitude Inversion (MI)	All bits inverted

The different code options are:

Table 14 - Input and Output Voice and Data Coding

For voice coding options, the ITU-T G.711 A-law and ITU-T G.711 μ -law are the standard rules for encoding. A-law without Alternate Bit Inversion (ABI) is an alternative code that does not invert the even bits (6, 4, 2, 0). μ -law without Magnitude Inversion (MI) is an alternative code that does not perform inversion of magnitude bits (6, 5, 4, 3, 2, 1, 0).

When transferring data code, the option "no code" does not invert the bits. The Alternate Bit Inversion (ABI) option inverts the even bits (6, 4, 2, 0) while the Inverted Alternate Bit Inversion (ABI) inverts the odd bits (7, 5, 3, 1). When the "All bits inverted" option is selected, all of the bits (7, 6, 5, 4, 3, 2, 1, 0) are inverted.

The input channel and output channel encoding law are configured independently. If the output channel coding is set to be different from the input channel, the ZL50021 performs translation between the two standards. If the input and output encoding laws are set to the same standard, no translation occurs. As the \overline{V}/D (bit 4) of the Connection Memory High (CM_H) must be set on a per-channel basis, it is not possible to translate between voice and data encoding laws.

20.0 Quadrant Frame Programming

By programming the Stream Input Quadrant Frame Registers (SIQFR0 - 31), users can divide one frame of input data into four quadrant frames and can force the LSB or MSB of every input channel in these quadrants to one or zero for robbed-bit signaling. The four quadrant frames are defined as follows:

Data Rate	Quadrant 0	Quadrant 1	Quadrant 2	Quadrant 3
2.048 Mbps	Channel 0 - 7	Channel 8 - 15	Channel 16 - 23	Channel 24 - 31
4.096 Mbps	Channel 0 - 15	Channel 16 - 31	Channel 32 - 47	Channel 48 - 63
8.192 Mbps	Channel 0 - 31	Channel 32 - 63	Channel 64 - 95	Channel 96 - 127
16.384 Mbps	Channel 0 - 63	Channel 64 - 127	Channel 128 - 191	Channel 192 - 255

When the quadrant frame control bits, STIN[n]Q3C2 - 0 (bit 11 - 9), STIN[n]Q2C2 - 0 (bit 8 - 6), STIN[n]Q1C2 - 0 (bit 5 - 3) or STIN[n]Q1C2 - 0 (bit 2 - 0), are set, the LSB or MSB of every input channel in the quadrant is forced to "1" or "0" as shown by the following table:

STIN[n]Q[y]C[2:0]	Action
0xx	Normal Operation
100	Replaces LSB of every channel in Quadrant y with '0'
101	Replaces LSB of every channel in Quadrant y with '1'
110	Replaces MSB of every channel in Quadrant y with '0'
111	Replaces MSB of every channel in Quadrant y with '1'
Note: y = 0, 1, 2, 3	

Table 16 - Quadrant Frame Bit Replacement

Note that Quadrant Frame Programming and BER reception cannot be used simultaneously on the same input stream.

21.0 JTAG Port

The JTAG test port is implemented to meet the mandatory requirements of the IEEE-1149.1 (JTAG) standard. The operation of the boundary-scan circuitry is controlled by an external Test Access Port (TAP) Controller.

21.1 Test Access Port (TAP)

The Test Access Port (TAP) accesses the ZL50021 test functions. It consists of three input pins and one output pin as follows:

- **Test Clock Input (TCK)** TCK provides the clock for the test logic. TCK does not interfere with any on-chip clock and thus remains independent in the functional mode. TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with the on-chip logic.
- **Test Mode Selection Inputs (TMS)** The TAP Controller uses the logic signals received at the TMS input to control test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to high when it is not driven from an external source.
- **Test Data Input (TDi)** Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. The registers are

described in a subsequent section. The received input data is sampled at the rising edge of the TCK pulse. This pin is internally pulled to high when it is not driven from an external source.

- **Test Data Output (TDo)** Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or test data register are serially shifted out towards TDo. The data from TDo is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDo driver is set to a high impedance state.
- **Test Reset** (**TRST**) Resets the JTAG scan structure. This pin is internally pulled to high when it is not driven from an external source.

21.2 Instruction Register

The ZL50021 uses the public instructions defined in the IEEE-1149.1 standard. The JTAG interface contains a four-bit instruction register. Instructions are serially loaded into the instruction register from the TDi when the TAP Controller is in its shifted-OR state. These instructions are subsequently decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current and to define the serial test data register path that is used to shift data between TDi and TDo during data register scanning.

21.3 Test Data Registers

As specified in the IEEE-1149.1 standard, the ZL50021 JTAG interface contains three test data registers:

- **The Boundary-Scan Register** The Boundary-Scan register consists of a series of boundary-scan cells arranged to form a scan path around the boundary of the ZL50021 core logic.
- **The Bypass Register** The Bypass register is a single stage shift register that provides a one-bit path from TDi to TDo.
- + The Device Identification Register The JTAG device ID for the ZL50021 is 0C36514B_H

Version	<31:28>	0000
Part Number	<27:12>	1100 0011 0110 0101
Manufacturer ID	<11:1>	0001 0100 101
LSB	<0>	1

21.4 BSDL

A Boundary Scan Description Language (BSDL) file is available from Zarlink Semiconductor to aid in the use of the IEEE-1149.1 test interface.

22.0 Register Address Mapping

Address A13 - A0	CPU Access	Register Name	Abbreviation	Reset By
0000 _H	R/W	Control Register	CR	Switch/Hardware
0001 _H	R/W	Internal Mode Selection Register	IMS	Switch/Hardware
0002 _H	R/W	Software Reset Register	SRR	Hardware Only
0003 _H	R/W	Output Clock and Frame Pulse Control Register	OCFCR	DPLL/Hardware
0004 _H	R/W	Output Clock and Frame Pulse Selection Register	OCFSR	DPLL/Hardware
0005 _H	R/W	FPo_OFF0 Register	FPOFF0	DPLL/Hardware
0006 _H	R/W	FPo_OFF1 Register	FPOFF1	DPLL/Hardware
0007 _H	R/W	FPo_OFF2 Register	FPOFF2	DPLL/Hardware
0010 _H	R Only	Internal Flag Register	IFR	Switch/Hardware
0011 _H	R Only	BER Error Flag Register 0	BERFR0	Switch/Hardware
0012 _H	R Only	BER Error Flag Register 1	BERFR1	Switch/Hardware
0013 _H	R Only	BER Receiver Lock Register 0	BERLR0	Switch/Hardware
0014 _H	R Only	BER Receiver Lock Register 1	BERLR1	Switch/Hardware
0040 _H	R/W	DPLL Control Register	DPLLCR	DPLL/Hardware
0041 _H	R/W	Reference Frequency Register	RFR	DPLL/Hardware
0042 _H	R/W	Centre Frequency Register - Lower 16 Bits	CFRL	DPLL/Hardware
0043 _H	R/W	Centre Frequency Register - Upper 10 Bits	CFRU	DPLL/Hardware
0044 _H	R/W	Software Delta Frequency Register	SWDFR	DPLL/Hardware
0045 _H	R Only	Frequency Offset Register	FOR	DPLL/Hardware
0046 _H	R/W	Frequency Locking Range Register	FLRR	DPLL/Hardware
0047 _H	R/W	Lock Detector Threshold Register	LDTR	DPLL/Hardware
0048 _H	R/W	Lock Detector Interval Register	LDIR	DPLL/Hardware
0049 _H	R/W	Slew Rate Limit Register	SRLR	DPLL/Hardware
004A _H	R/W	Bandwidth Control Register	BWCR	DPLL/Hardware
004B _H	R/W	Reference Change Control Register	RCCR	DPLL/Hardware
004C _H	R Only	Reference Change Status Register	RCSR	DPLL/Hardware
004E _H	R/W	Multi-period Near Upper Limit Register - Lower 16 Bits	MPNULRL	DPLL/Hardware

Table 17 - Address Map for Registers (A13 = 0)

0100 _H - 011F _H	R/W	Stream Input Control Registers 0 - 31	SICR0 - 31	Switch/Hardware
006C _H	R/W	Output Jitter Control Register	OJCR	DPLL/Hardware
006B _H	R Only	Reference Frequency Status Register	RFSR	DPLL/Hardware
006A _H	R/W	Reference Mask Register	RMR	DPLL/Hardware
0069 _H	R Only	Reference Status Register	RSR	DPLL/Hardware
0068 _H	R/W	Interrupt Clear Register	ICR	DPLL/Hardware
0067 _H	R/W	Interrupt Mask Register	IMR	DPLL/Hardware
0066 _H	R Only	Interrupt Register	IR	DPLL/Hardware
0065 _H	R/W	Reference 3 Lower Limit Register	R3LLR	DPLL/Hardware
0064 _H	R/W	Reference 3 Upper Limit Register	R3ULR	DPLL/Hardware
0063 _H	R/W	Reference 3 Multi-period Count Register - Upper 16 Bits	R3MPCRU	DPLL/Hardware
0062 _H	R/W	Reference 3 Multi-period Count Register - Lower 16 Bits	R3MPCRL	DPLL/Hardware
0061 _H	R/W	Reference 2 Lower Limit Register	R2LLR	DPLL/Hardware
0060 _H	R/W	Reference 2 Upper Limit Register	R2ULR	DPLL/Hardware
005F _H	R/W	Reference 2 Multi-period Count Register - Upper 16 Bits	R2MPCRU	DPLL/Hardware
005E _H	R/W	Reference 2 Multi-period Count Register - Lower 16 Bits	R2MPCRL	DPLL/Hardware
005D _H	R/W	Reference 1 Lower Limit Register	R1LLR	DPLL/Hardware
005C _H	R/W	Reference 1 Upper Limit Register	R1ULR	DPLL/Hardware
005B _H	R/W	Reference 1 Multi-period Count Register - Upper 16 Bits	R1MPCRU	DPLL/Hardware
005A _H	R/W	Reference 1 Multi-period Count Register - Lower 16 Bits	R1MPCRL	DPLL/Hardware
0059 _H	R/W	Reference 0 Lower Limit Register	R0LLR	DPLL/Hardware
0058 _H	R/W	Reference 0 Upper Limit Register	R0ULR	DPLL/Hardware
0057 _H	R/W	Reference 0 Multi-period Count Register - Upper 16 Bits	R0MPCRU	DPLL/Hardware
0056 _H	R/W	Reference 0 Multi-period Count Register - Lower 16 Bits	R0MPCRL	DPLL/Hardware
0055 _H	R/W	Multi-period Far Lower Limit Register - Upper 16 Bits	MPFLLRU	DPLL/Hardware
0054 _H	R/W	Multi-period Far Lower Limit Register - Lower 16 Bits	MPFLLRL	DPLL/Hardware
0053 _H	R/W	Multi-period Near Lower Limit Register - Upper 16 Bits	MPNLLRU	DPLL/Hardware
0052 _H	R/W	Multi-period Near Lower Limit Register - Lower 16 Bits	MPNLLRL	DPLL/Hardware
0051 _H	R/W	Multi-period Far Upper Limit Register - Upper 16 Bits	MPFULRU	DPLL/Hardware
0050 _H	R/W	Multi-period Far Upper Limit Register - Lower 16 Bits	MPFULRL	DPLL/Hardware

Table 17 - Address Map for Registers (A13 = 0) (continued)

Data Sheet

ZL50021

0120 _H - 013F _H	R/W	Stream Input Quadrant Frame Registers 0 - 31	SIQFR0 - 31	Switch/Hardware
0200 _H - 021F _H	R/W	Stream Output Control Registers 0 - 31	SOCR0 - 31	Switch/Hardware
0300 _H - 031F _H	R/W	BER Receiver Start Registers 0 - 31	BRSR0 - 31	Switch/Hardware
0320 _H - 033F _H	R/W	BER Receiver Length Registers 0 - 31	BRLR0 - 31	Switch/Hardware
0340 _H - 035F _H	R/W	BER Receiver Control Registers 0 - 31	BRCR0 - 31	Switch/Hardware
0360 _H - 037F _H	R Only	BER Receiver Error Registers 0 - 31	BRER0 - 31	Switch/Hardware

Table 17 - Address Map for Registers (A13 = 0) (continued)

23.0 Detailed Register Description

External Reset Va		/rite Addre 00 _H	ess: 0000	н											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	SLV_ DPLLEN	OPM 1	OPM 0	CKi_ LP	FPIN POS	CKINP	FPINP	CKIN 1	CKIN 0	VAR EN	MBPE	OSB	MS1	MS0
Bit	Na	me						De	scripti	on					
15 - 14	Unu	used	Reserv	ved. Ir	n norma	al func	tional m	ode, the	ese bits	s MUS	F be se	et to zer	ю.		
13		.V_ LEN	When When CKi ar REF[3] genera	this bit this bit SLV_[Id FPi :0]). Ir Ition c	t is low t is high DPLLE . CKo[n this r of the	, DPLL n and (N is se 5:4] ar node (REF I	ode (Igi is disal DSC_EI et in Sla nd FPo[of opera FAIL[3:0 ore deta	bled in S N = 1, th ave mod 5] are l ation, th)] outpu	Blave n le DPL de, CK ocked le DPL	node. L is en o[3:0] to the L reta	abled i and Fl select ins its	Po[3:0] ed inpu functio	are go ut refe onality,	enerat rence incluc	(one o ling the
12 - 11	OPM	11 - 0	These	odes" on page 38 for more details. peration Mode nese bits are used to set the device in Master/Slave operation. Refer to Table 7, (L50021 Operating Modes" on page 38 for more details.											
10	СКі	_LP	When When and FF CKIN1	this bit this bi Po2 re - 0 (I	t is low t is hig spectiv bits 6	, CKi a lh, CKi /ely, ar - 5) of	gnored nd FPi a and FF nd CKi this re es" on p	are useo Pi are ir pin and gister s	d as inj iternall FPi p hould	out pins y loope in shou be pro	ed bac uld be gramm	k from tied lov ied to t	CKo2 v or h oe 00.	(16.38 igh ex See	84 MHz ternally Table 7
9	FPIN	IPOS	When	this bit	t is low	, FPi st	Positio traddles starts fro	frame I	oounda e bour	ary (as ndary (a	define as defi	d by ST ned by	-BUS) GCI-B). us)	
8	СК	INP		this bit	t is low	, the C	y Ki falling CKi risin								
7	FP	INP	When	this b	it is lo	w, the	Polarity input fr nput fra	ame pu							
6 - 5	CKIN	N1 - 0	Input (Clock	(CKi) a	and Fr	ame Pu	lse (FP	i) Sele	ction					
					CKI	N1 - 0		FPi Acti	ve Per	iod		CKi			
				F		00		6	ns		16	.384 M	Hz		
				F		01		12	2 ns		8	192 MI	Ηz		
						10		24	4 ns			096 MH	Ηz		
						11				Reserv					
							DE_4M [·] ie the in				n "Pin	Descrip	otion" c	on pag	e 13,

Table 18 - Control Register (CR) Bits

Data Sheet

15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	0								
0	0	SLV_ DPLLEN	OPM 1	OPM 0	CKi_ FPIN LP POS		FPINP	CKIN 1	CKIN 0	VAR EN	MBPE	OSB	MS1	MS0								
Bit	N	ame					De	scripti	on													
4	VA	REN	When	this bit	y Mode E is low, the is high, the	variable o	delay mo delay n	ode is node is	disable enable	d on a ed on a	device a device	-wide l e-wide	basis. basis.									
3	М	BPE	When	put Stand By Bit																		
2	OSB		Output Stand By Bit This bit enables the STio0 - 31 and the STOHZ0 -15 serial outputs. The follo describes the HiZ control of the serial data outputs:										lowing	table								
									RESET Pin	SRSTSW (in SRR)	ODE Pin	OSB Bit		STio0 - 3	31	5	STOHZ0	- 15				
										0	Х	Х	Х	HiZ	Driven High	ligh						
				1	1	Х	Х		HiZ			Driven High		Driven High								
				1	0	0	х		HiZ			Driven H	ligh	\neg								
				1	0	1	0		HiZ			Driven H	ligh									
												1	0	1	1	(Coi	Active ntrolled b		(Co	Active ntrolled		
								Note: Unused output streams are tristated (STio = HiZ, STOHZ = Driven Hig SOCR0 - 31 (bit2 - 0).														
						eams are	tristate	d (STic			IZ = Dri	iven Hi	igh). R	efer t								
1 - 0	MS	§1 - 0	SOCR	0 - 31 (ry Sele		ese two t	oits are	used to) = HiZ	STOF												
- 0	MS	61 - 0	SOCR	0 - 31 (ry Sele gh or da	bit2 - 0). ct Bits Th	ese two t	oits are	used to PU:) = HiZ	STOF												
- 0	MS	61 - 0	SOCR	0 - 31 (ry Sele gh or da	bit2 - 0). ct Bits Th ata memor	ese two b y for acce	oits are t ess by C Connecti	used to PU: Memo on Mer	o = HiZ o select ory Sele mory L	STOF t conne	ection n	nemory										
- 0	MS	3 1 - 0	SOCR	0 - 31 (ry Sele gh or da	bit2 - 0). ct Bits Th ata memory 1S1 - 0 00 01	ese two b y for acce	oits are ess by C connection	used to PU: Memo on Mer	o = HiZ o select ory Sele mory L mory H	STOH t conne ection ow Rea	ection n	nemory										
I - 0	MS	51 - 0	SOCR	0 - 31 (ry Sele gh or da	bit2 - 0). ct Bits Th ata memory 1S1 - 0 00	ese two b y for acce	oits are ess by C connection	used to PU: Memo on Mer	o = HiZ o select ory Sele mory L	STOH t conne ection ow Rea	ection n	nemory										

Table 18 - Control Register (CR) Bits (continued)

15	14	13		12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0		0	0	0	0	STIO_ PD_EN	BDH	BDL	RBER EN	TBER EN	BPD 2	BPD 1	BPD 0	MBPS
		•														
Bit		Nam	е							Desci	ription					
5 - 9		Unus	ed	I	Reserv	ed. In	norma	al functio	nal mo	de, thes	se bits N	IUST b	e set t	o zero	•	
8	S	TIO_I EN		۱		his bit	is low	able , the pull n, the pul								
7		BDH	ł	I	Bi-directional Control for Streams 16-31											
								BDH	ST	io16 - 3	31 Oper					
								0	S	normal operation: STi16-31 are inputs STio16-31 are outputs						
				1 bi-directional operation: STi16-31 tied low internally STio16-31 are bi-directional												
6		BDI	_	1	Bi-dire	ctiona	l Con	trol for §	Stream	s 0-15						
								BDL	S	Гіо0 - 1	5 Opera	ation				
								0	:	STi0-15	operation are inp					
								1	STi)-15 tied	nal oper d low int e bi-dire	ernally				
5	F	RBER	EN		PRBS Receiver Enable: When this bit is low, all the BER receivers are disable enable any BER receivers, this bit MUST be high.									abled.		
4	-	TBER	EN		PRBS Transmitter Enable: When this bit is low, all the BER transmitters are disable To enable any BER transmitters, this bit MUST be high.											
3 - 1	I	3PD2	- 0	t r t	ion me MBPE o high,	mory, bit in th the co y Low.	when ne Co ontent Bits 1	ng Data: ever the ntrol Reg s of the 5 - 3 of t	memor gister is bits BP	y block set to l D2 - 0 a	progran high and are load	nming f d the M led into	eature BPS b bits 2	e is act oit in th : - 0 of	ivated is regi the C	. After tl ster is s onnectio

Data Sheet

External Reset Va			dress:	0001 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIO_ PD_EN	BDH	BDL	RBER EN	TBER EN	BPD 2	BPD 1	BPD 0	MBPS
Bit	1	Name							Descr	ription					
0	Ν	MBPS		memor must be ter is se After th the ope abort th Whene function	y block e defin et to his eration ne prog ver the n is sta	k prog ed in igh, th gramm is cor gramm e micr arted.	gramming the same le device hing func npleted. hing oper oprocess	g function write of requirection has When Mation. ation. sor write as this b	on. The operatio is two fi s finishe /IBPS is es a on bit is hig	MBPS n. Once rames t ed, the s high, f e to the ph, the u	and B the Mi o comp MBPS MBPS of MBPS of MBPS	PD2 - BPE b blete th bit ret or MBF S bit, th st ma	0 bits it in th ne bloc urns t PE car ne blo intain	s in th e Con ck prog o low, i be se ck pro the sa	starts the is register trol Regis- gramming. indicating et to low to gramming me logical ng.

Table 19 - Internal Mode Selection Register (IMS) Bits (continued)

	l Read/Writ alue: 0000		s: 0002	Н												
	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	0 0	0	0	0	0	0	0	0	0	0	0	0	0	SRST SW	SRST DPLL	
Bit	Na	me							Desc	riptio	'n					
15 - 2	Unı	ised	Res	erved	. In no	rmal fu	unctior	nal mo	de, the	ese bit	s MUS	T be s	set to z	zero.		
1	SRS	TSW	norn state Refe	nal op e. er to ⁻	eratior	n. Whe 7, "Ae	en this ddress	bit is Map	high, for R	data s	switchi	ng blo	ocks a	re in sc	olocks a oftware 3 for d	reset
0	SRST	DPLL	oper Refe	ation. er to	When	this b 7, "A	it is hig ddress	gh, the Map	DPLL for R	block	is in s	oftwar	e rese	et state.	is in no 3 for d	

Table 20 - Software Reset Register (SRR) Bits

			Addres	s: 0003 _H													
Reset \	/alue:	0000 _H															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	FPOF2 EN	FPOF1 EN	FPOF0 EN	CKO5 EN	CKO4 EN	CKO FPO3 EN	CKO FPO2 EN	CKO FPO1 EN	CKO FPO0 EN		
Bit		Nam	e						Descr	iption							
15 - 9		Unuse	ed	Rese	rved.	n norr	mal funct	ional mo	de, thes	e bits N	IUST b	e set to	zero.				
8	F	POF2	EN!	When	 Po_OFF2/FPo5 Enable Vhen this bit is high, output frame pulse FPo_OFF2/FPo5 is enabled. Vhen this bit is low, output frame pulse FPo_OFF2/FPo5 is in high impedance state. Po_OFF1 Enable Vhen this bit is high, output frame pulse FPo_OFF1 is enabled. Vhen this bit is low, output frame pulse FPo_OFF1 is in high impedance state. 												
7	7 FPOF1EN		7 FPOF1E														
6	F	POFO	EN	When	FPo_OFF0 Enable When this bit is high, output frame pulse FPo_OFF0 is enabled. When this bit is low, output frame pulse FPo_OFF0 is in high impedance state.												
5		CKO5	EN	When When	this b	it is hi it is lo	gh, outp w, outpu in Maste	t clock C	Ko5 is ir	n high ir	npedan	ce state	e. PLLEN	set.			
4		CKO4	EN	When When	this b	it is hi it is lo	gh, outp w, outpu in Maste	t clock C	Ko4 is ir	high ir	npedan	ce state	e. PLLEN	set.			
3	C	CKOFF EN	°O3	When	this t	it is h	Enable iigh, outp w, CKo3	out clock and FP	CKo3 a o3 are in	and out high in	put fran ipedano	ne puls ce state	e FPo:	3 are e	nable		
2	C	CKOFF EN		When	this b	it is h	Enable iigh, outp w, CKo2	out clock and FP	CKo2 a 2 are in	and out high in	put fran pedano	ne puls ce state	e FPoź e.	2 are e	nable		
1	C	CKOFF EN		When	this b	it is h	Enable iigh, outp w, CKo1	out clock and FP	CKo1 a o1 are in	and out high in	put fran pedano	ne puls ce state	e FPo´ e.	1 are e	nable		
0	C	CKOFF EN		When	this t	it is h	Enable high, outp w, CKo0) are e	nable		

Table 21 - Output Clock and Frame Pulse Control Register (OCFCR) Bits

External F Reset Val			dress:	0004 _H											
	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	KO4 SEL	CKO FPO3 SEL1	CKO FPO SEL	3 P	FPO3 P	FPO3 POS	CKO2 P	FPO2 P	FPO2 POS	CKO1 P	FPO1 P	FPO1 POS	CKO0 P	FPO0 P	FPO0 POS
Bit		Name							Descri	ption					
15	(CKO4P		Output O When the boundary frame bo CKo4 is a	is bit y. Whe undary	is low, n this ′.	the o bit is hi	utput c igh, the	lock C outpu	it clock	CKo4	rising	edge a	ligns w	
14	С	KO4SE	ËL	Output O When thi When thi CKo4 is	s bit is s bit is	low, th high, tl	e outpu ne outp	t clock ut clock	CKo4 i CKo4	s 2.048 is 1.54	4 MHz.		PLLEN s	set.	
13 - 12		KOFPC SEL1 - ((CKo3)) Frequ	iency a	and Ou	utput F	rame	Pulse	(FPo3)	Pulse	Cycle
				Output Clock Selection			=PO3 1 - 0		FPo3		С	Ko3			
						0	0		244 ns	6	4.09	6 MHz			
						0	1		122 ns	6	8.19	2 MHz			
						1	0		61 ns		16.3	84 MHz	Z		
						1	1		30 ns		32.70	68 MHz	Z		
11		СКОЗР		Output O When the boundary frame bo	is bit y. Whe undary	is low, n this /	the o bit is hi	utput c igh, the	lock C outpu	it clock					
10		FPO3P		Output I When thi When thi	s bit is	low, the	e outpu	t frame	pulse F	FPo3 ha		-		-	
9	FF	PO3PO	S	Output F When thi When thi	is bit is	low, FF	o3 stra	addles f	rame b).
8	(CKO2P		Output O When th boundary frame bo	is bit y. Whe	is low, n this	the o	utput c	lock C						
7		FPO2P		Output F When thi When thi	s bit is	low, the	e outpu	t frame	pulse F	FPo2 ha					

Table 22 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKO4 P	CKO4 SEL	CKO FPO3 SEL1	CKC FPO SEL	3 P	FPO3 P	FPO3 POS	CKO2 P	FPO2 P	FPO2 POS	CKO1 P	FPO1 P	FPO1 POS	CKO0 P	FPO0 P	FPO POS
Bit		Name							Descri	ption					
6	FI	PO2PO		Output I When thi When thi	is bit is	low, FF	Po2 stra	ddles f	rame b).
5	(CKO1P	 When this bit is low, the output clock CKo1 falling edge aligns with the boundary. When this bit is high, the output clock CKo1 rising edge aligns w frame boundary. Output Frame Pulse (FPo1) Polarity Selection 												
4		FPO1P	frame boundary.												
3	FI	PO1PO		When thi	is bit is	low, FF	Po1 stra	ddles f	rame b).
2	(CKO0P	When this bit is low, FPo1 straddles frame boundary (as defined by ST-BUS). When this bit is high, FPo1 starts from frame boundary (as defined by GCI-Bus)												
1		FPO0P		When thi	is bit is	low, the	e output	t frame	pulse F	Po0 ha					
0	FI	PO0PO	When this bit is low, the output frame pulse FPo0 has the negative frame pulse form When this bit is high, the output frame pulse FPo0 has the positive frame pulse form												

Table 22 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits (continued)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	FP19 EN	FOF[n] OFF7	FOF[n] OFF6	FOF[n] OFF5	FOF[n] OFF4	FOF[n] OFF3	FOF[n] OFF2	FOF[n] OFF1	FOF[n] OFF0	FOF[n] C1	FOF[n] C0
Bit		Nan	ne		Description Reserved. In normal functional mode, these bits MUST be set to zero. 19.44 MHz Frame Pulse Output Enable. (For FPo_OFF2 only) This bit is a recerved bit for FPo_OFF2 only MUST be										
15 - 11	U	Jnus	sed	R	eserve	d. In no	rmal fu	nctional	mode, th	ese bit	s MUST	be set	to zero.		
				V	/hen th	MHz Frame Pulse Output Enable. (For FPo_OFF2 only) bit is a reserved bit for FPo_OFF0 and FPo_OFF1, and MUST be set t this bit is high, FPo_OFF2 is negative frame pulse output correspon MHz without channel offset. this bit is low, FPo_OFF2 is output frame pulse with channel offset. OFF[n] Channel Offset inary value of these bits refers to the channel offset from original frame									
9 - 2	FOF[[n]Ol	FF7 - (У Р F Т	/hen thi Po_OF he bina	is bit is F[n] Ch iry value	ow, FP annel e of the	o_OFF2 Offset se bits r	is output	he cha	annel off	set from	n origina	al frame	bound
9 - 2			FF7 - () F T a	/hen thi Po_OF he bina ry. Pern	is bit is F[n] Ch iry value	ow, FP annel e of the nannel	o_OFF2 Offset se bits r offset va	is output	he cha	annel off	set from	n origina	al frame	bound
				V F T a	/hen thi Po_OF he bina ry. Pern	F[n] Ch ry value nitted ch F[n] Co	ow, FP annel e of the nannel	o_OFF2 Offset se bits r offset va its	is output	he cha end on	annel off	set from of this i FF7 - 0 itted	n origina	al frame	bound
				V F T a	/hen thi Po_OF he bina ry. Pern Po_OF FOF[n]0	is bit is F[n] Ch rry value nitted ch F[n] Cc C D R (Mi	ow, FP annel e of the nannel ontrol b ata ate	o_OFF2 Offset se bits r offset va its FP0 Pulse	is output efers to t lues depe	the charend on	nnel off bits 1-0 FOF[n]C Perm	set from of this i FF7 - 0 itted I Offset	n origina register. Polari	al frame ty Pro ol C	osition
				V F T a	/hen thi Po_OF he bina ry. Pern Po_OF FOF[n](1-0	F[n] Ch rry value nitted ch F[n] Co C D R (Mi 2.1	ow, FP annel e of the nannel ontrol b ata ate ops)	o_OFF2 Offset se bits r offset va its FPc Pulse one 4.00	is output efers to t lues depe o_OFF[n] Cycle Wid	he cha end on Ith	nnel off bits 1-0 FOF[n]C Perm Channe	Set from of this I PFF7 - 0 itted I Offset 31	n origina register. Polari Contro	ty Proof	osition ontrol
				V F T a	/hen thi Po_OF he bina ry. Pern Po_OF FOF[n](1-0 00	is bit is F[n] Ch nitted ch F[n] Cc C D R (Mi 2.0 4.0	ow, FP annel e of the nannel ntrol b ata ate ops)	o_OFF2 Offset se bits r offset va its FP0 Pulse one 4.00 one 8.11	is output efers to t lues depe o_OFF[n] Cycle Wid	he cha end on Ith ock ock	annel off bits 1-0 FOF[n]C Perm Channe 0 -	Set from of this i FF7 - 0 itted I Offset 31 63	Polari Contro FPO0	ty Proof ol C P FPC P FPC	osition ontrol D0POS

Table 23 - FPo_OFF[n] Register (FPo_OFF[n]) Bits

	Read Address: 00 ⁻ lue: 0000 _H 15 14 1		11	10	9	8	7	6	5	4	3	2	1	0	
		0 0	0	0	0	0	0	0	0	0	0	0	OUT ERR	IN ERR]
Bit	Name							D	escri	iptior	1				
15 - 2	Unused	Reserv In norm		nctio	nal m	iode,	these	bits a	are ze	ero.					
1	OUTERR	more the ma	it is s han t iximu	et hi he ma m caj	gh w aximi pacity	hen t um ca / shoi	he to apacit uld be	y of 4 disal	096, oled.	in wh	ich ca	ase th		ut chann	nmed to be lels beyond
0	INERR	than th	t is se ne ma um c	et hig aximu apaci	h who im ca ty sh	en the apacit ould	ty of -	4096,	in w	hich	case	the i	nput ch	annels	to be more beyond the y after pro-

Table 24 - Internal Flag Register (IFR) Bits - Read Only

	l Read Add /alue: 0000		011 _H												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BEI F1		BER F13	BER F12	BER F11	BER F10	BER F9	BER F8	BER F7	BER F6	BER F5	BER F4	BER F3	BER F2	BER F1	BER F0
Bit			Description												
	Nan	ne	Description BER Error Flag[n] If BERF[n] is high, it indicates that BER Receiver Error Register [n] (BRER[n]) is n zero.												
15 - 0	BERF		lf BEI zero.	RF[n] i	s high,	, it indi		hat BE	R Rec	-		•		-	

Table 25 - BER Error Flag Register 0 (BERFR0) Bits - Read Only

		Read/Writ		ess: 0001	12 _H											
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BER F31	BER F30	BER F29	BER F28	BER F27	BER F26	BER F25	BER F24	BER F23	BER F22	BER F21	BER F20	BER F19	BER F18	BER F17	BER F16
Bi	t	Nan	ıe						[Descri	ption					
15 -	0	BERF	-[n]	If BE zero.		s high,	, it indi						C	`	-]) is not) is zero.
Note:	[n] de	enotes inp	ut strea	am from	16 - 31											



		Read Add Ilue: 0000 ₁		0013 _H												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BER L15	BER L14	BER L13	BER L12	BER L11	BER L10	BER L9	BER L8	BER L7	BER L6	BER L5	BER L4	BER L3	BER L2	BER L1	BER L0
Bi	t	Nam	ne						[Descri	ption					
15 -	0	BERL	_[n]	If BE		s high,	it indi				eiver c iver of	-	-		I.	
Note:	[n] de	notes inp	ut strea	am from	0 - 15.											

Table 27 - BER Receiver Lock Register 0 (BERLR0) Bits - Read Only

		Read Add		0014 _H													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	BER L31	BER L30	BER L29	BER L28	BER L27	BER L26	BER L25	BER L24	BER L23	BER L22	BER L21	BER L20	BER L19	BER L18	BER L17	BER L16]
																	-
Bi	t	Nam	ıe						[Descri	ption						
15 -	· 0	BERI	_[n]	If BE	RL[n] i	ver Lo s high, s low, i	it indi								1.		
Note:	[n] de	notes inp	ut strea	am from	16 - 31												



	value.	0000 _H													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	LIN_ RES	SM_ FST	0	SWF	SWE	MRLE	RFRE	DPLL _IRM
Bit		Name		•											
15-8	ι	Jnused	Res	Reserved. In normal functional mode, these bits MUST be set to zero.											
7	LI	IN_RES	Linear Response of DPLL Phase Multiplier. When this bit is high, linear multiplication will be used to determine the jitter transfer characteristics. (Follow t transfer as per BWCR register for small and large jitter amplitude). When this bit is low, non-linear phase multiplication will be used to determine t transfer characteristics. (Only high jitter amplitudes follow the jitter transfer as per						phas						
			tran Wh tran regi	isfer as en this isfer ch ister).	s per B bit is l aracte	NCR re low, no ristics.	egister n-linea (Only l	for sma ir phase nigh jitte	all and la e multip er ampli	arge ji olicatio tudes	tter amp n will be	olitude). e used ne jitter	to deter	rmine th	ne jitte
6	S	M_FST	trar Wh trar regi Wh Ser ena use Wh	nsfer as en this isfer ch ister). en 0, D ni-Fas ibled, a id even en this	bit is bit is baracte PPLL ha t Lock allowing if the I bit is	WCR re low, no ristics. as bette ing Cc g the F DPLL s low, the	egister n-linea (Only I er hold ontrol ast Fre lew rat e FFL3	for sma ir phase nigh jitte over sta Bit. Wh equency re limite 8 - 0 bit	all and la e multip ability an nen this / Lock (r is not	arge ji blicatio tudes nd out bit is (FFL3 bypas e BWC	tter amp n will be follow th out jitter high, th - 0) bits sed.	blitude). e used ne jitter ne sem s in the	to deter	cking n registe	ne jitte BWC

Table 29 - DPLL Control Register (DPLLCR) Bits

Data Sheet

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	LIN_ RES	SM_ FST	0	SWF	SWE	MRLE	RFRE	DPLL _IRM
Bit		Name							Descri	iption					
4		SWF	DP slov of S res Wh fast of Sof pha ver	Description Software Mode Fast Control Bit. When this bit is low, the SWE bit is high, and DPLL is in freerun mode (the FDM1 - 0 bits of the RCCR register are ='11'), the soft slow control mode is enabled. The DPLL outputs will stabilize to delta frequency com of Software Delta Frequency Register (SWDFR), after programmed internal DPLL response and phase alignment speed (phase slope) time. When this bit is high, the SWE bit is high, and the DPLL is in freerun mode, the soft fast control mode is enabled. The DPLL outputs will reach the delta frequency com of Software Delta Frequency Register (SWDFR), immediately after writing to Software Delta Frequency Register, therefore allowing external software filters phase alignment speed (phase slope) limiters to be used. This case will usually revery frequent updating of the SWDFR register. When the SWE bit is low or the DPLL is not in freerun mode, this bit is ignored. Software Mode Enable Bit. When this bit is low, the Software Delta Frequency Register. When the SWE bit is low or the DPLL is not in freerun mode, this bit is ignored.									oftwar ontent L filte oftwar ontent to the rs an		
3		SWE	(SV bit mea out	VDFR) is high aning t put free	content and f hat the quency,	t is ign he DP Softwa deper	ored a LL is are Deli iding o	nd the in free ta Frequ	softwar run mo uency F alue of 3	re mod ode, th Registe SWF b	e of the e DPLL er conte it of this		s disabl are mod ed to co	led. Wh le is er	en thi nableo
2		MRLE	igno set reg follo	ored ar up the isters owing	nd the S e DPLL content register	Stratum .'s refe s are s are	3 defa rence used to affecte	ult valu monitor o contr d: RnU	ie for ea ring fur ol the ILR, Ri	ach de nctions monito nLLR,	tected r . When pring fui RnMPC	the mon eference this bit nctionali CRL, Rr , MPFLI	e freque t is higi ity of the MPCRI	ency is u h, the r ne DPL U, MPN	used t nonito L. Th IULRI
1		RFRE	valu	ue useo is high	d in the	DPLL	comes	from a	opropria	ate ref	erence f	low, the frequence eference	cy deteo	ctor. Wh	en th
0		DPLL_ IRM		L L Inte								L modul			

Table 29 - DPLL Control Register (DPLLCR) Bits (continued)

External Reset V			ess: 004	1 _H										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	
0	0	0	0	R3F2	R3F1	R3F0	R2F2	R2F1	R2F0	R1F2	R1F1	R1F0	R0F2	
Bit	N	amo						П	oscrin	tion				

Bit	Name				Descr	iption
5-12	Unused	Reserved In normal functi	onal mod	e, these b	its MUST	be set to zero.
- 9	R3F2 - 0		E bit of t	he DPLL(er is high, these bits are blow, these bits are igno
			R3F2	R3F1	R3F0	REF 3 Input Frequency
			0	0	0	8 kHz
			0	0	1	1.544 MHz
			0	1	0	2.048 MHz
			0	1	1	4.096 MHz
			1	0	0	8.192 MHz
			1	0	1	16.384 MHz
			1	1	0	19.44 MHz
			1	1	1	Reserved
ô	R2F2 - 0					RE bit of the DPLLCR re lency. When the RFRE REF 2 Input Frequency
			0	0	0	8 kHz
			0	0	1	1.544 MHz
			0	1	0	2.048 MHz
			0	1	1	4.096 MHz
				0	0	8.192 MHz
			1	U	-	0.102 10112
			1 1	0	1	16.384 MHz
			-	-	-	

Table 30 - Reference Frequency Register (RFR) Bits

Data Sheet

R0F0

R0F1

Data Sheet

Reset Va	alue: 00	/rite Addr 00 _H													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3F2	R3F1	R3F0	R2F2	R2F1	R2F0	R1F2	R1F1	R1F0	R0F2	R0F1	R0F0
Bit	N	ame						D	escrip	tion					
5 - 3	R1	F2 - 0	Whe		RFRE	bit of th	Bits ne DPL hen the							d to se	lect th
						R1F2	R1F1	R1	F0	REF 1	Input F	requen	су		
						0	0	()		8 kHz	<u>z</u>			
						0	0		1		1.544 N	1Hz			
						0	1	()		2.048 N	lHz			
						0	1		1		4.096 N				
						1	0)		8.192 N				
				1 0					1		16.384 N				
						1	1)		19.44 N				
						1	1		1		Reserv	ed			
2 - 0	R0	F2 - 0	Whe		RFRE freque	bit of th	Bits ne DPL hen the R0F1	RFRE		ow, the		are ign	ored.	d to se	lect th
						0	0)		8 kHz	-			
					-	0	0		1		1.544 N	IHz			
						0	1)		2.048 N	IHz			
						0	1	-	1		4.096 N	lHz			
						1	0	()		8.192 N	lHz			
						1	0		1		6.384 N	ИНz			
			1						<u>`</u>		40.44.1				
						1	1) 1		19.44 N	IHZ			

 Table 30 - Reference Frequency Register (RFR) Bits (continued)

2130021

Data Sheet

Reset Va	alue: 16	/rite Addro B1 _H		-H												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
CFN 15	CFN 14	CFN 13	CFN 12	CFN 11	CFN 10	CFN 9	CFN 8	CFN 7	CFN 6	CFN 5	CFN 4	CFN 3	CFN 2	CFN 1	CFN 0	
Bit	N	ame						D	escrip	tion						
15 - 0	CFN	N15 - 0	Center Frequency Number (CFN) Lower 16 Bits: The total binary value of thes and the CFRU register bits defines the output center frequency number according following formula:													
								four	$= \frac{\text{CFN}}{2^{26}}$	× fmclk						
			where, f_{OUT} is desired output center frequency, while f_{MCLK} is frequency of DPLL master clock. For given master clock frequency of 100 MHz, and desired output center frequency of 65.536 MHz, the CFN has the value of:													
			CFN = $2^{26} \times \frac{65.536 \text{MHz}}{100 \text{MHz}}$ = $2^{26} \times 0.65536$ = 43980465 = 29F16B											Н		
			cryst e.g.,	al) freq if mast	uency er clocl	offset i: k frequ	s requir ency is	ed. off by +	-20 ppr		002 MI		nput os times r			
				C	FN = 2	$2^{26} \times \frac{6!}{10}$	5.536MI 0.002M	<u>Hz</u> = 2 Hz	26 × 0.6	6553468	9 = 43	979585	= 29F13	841н		
			The	$CFN = 2^{26} \times \frac{65.536MHz}{100.002MHz} = 2^{26} \times 0.65534689 = 43979585 = 29F1341_{H}$ The default value of this register SHOULD NOT be changed in any other circumstances												

Table 31 - Centre Frequency Register - Lower 16 Bits (CFRL)

External I Reset Va			ss: 004	3 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	CFN 25	CFN 24	CFN 23	CFN 22	CFN 21	CFN 20	CFN 19	CFN 18	CFN 17	CFN 16
Bit	Name		Description												
15 - 10	Un	used	Reserved. In normal functional mode, these bits MUST be set to zero.												
9 - 0	CFN25 - 16		and unde The lator	the CF er CFR default	RL reg L regis value stal) fre		ts repre explan register	esents t ation. should	he cen be ch	ter freq anged	uency only if a	numbe	r (CFN)) explai for inp	

Table 32 - Centre Frequency Register - Upper 10 Bits (CFRU)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	SDF 14	SDF 13	SDF 12											SDF 1	SDF 0	
Bit	N	lame		Description												
15	Unused Reserved. In normal functional mode, this bit MUST be set to zero.															
4 - 0	SDF14 - 0 Software Delta Frequency Bits: When the SWE bit in the DPLLCR register is h and the DPLL is in freerun mode (the FDM1-0 bits of the RCCR register are ='11' binary value of these bits represents the targeted deviation of the DPLL output from center frequency (delta frequency). Depending on the SWF bit in the DPLLCR register is the deviation will be met immediately or after programmed filter response and ph alignment speed (phase slope) time. When the SWE bit in the DPLLCR register is or the DPLL is not in freerun mode, these bits are ignored. Defined in same units as CFN in the 2's complement format.										1'), the rom it egiste hase					

Table 33 - Software Delta Frequency Register (SWDFR) Bits

15	14	13	ss: 0045 12	11	10	9	8	7	6	5	4	3	2	1	0
0	FOF 14	FOF 13	FOF 12	FOF 11	FOF 10	FOF 9	FOF 8	FOF 7	FOF 6	FOF 5	FOF 4	FOF 3	FOF 2	FOF 1	FOF 0
Bit	N	ame		Description											
15	Un	Unused Reserved. In normal functional mode, this bit is zero.													
14 - 0	FOF14 - 0 Frequency Offset Bits: The binary value of these bits represents the current devia of the DPLL output from its center frequency. Defined in same units as CFN in the complement format. In the software fast mode these bits do not represent frequency offset since the interfilter and phase alignment speed (phase slope) limiter are not used.									e 2's					

Table 34 - Frequency Offset Register (FOR) Bits - Read Only

External F Reset Va				6 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	FLR 13	FLR 12	FLR 11	FLR 10	FLR 9	FLR 8	FLR 7	FLR 6	FLR 5	FLR 4	FLR 3	FLR 2	FLR 1	FLR 0
Bit	N	ame		Description											
15 - 14	Un	Unused Reserved. In normal functional mode, these bits MUST be set to zero.													
13 - 0	FLF	813 - 0	defin If the quer	es the DPLL icy can	maxim limiter excee	Range um allo bypass d the va k differe	wed de is set	eviation in the E ecified	of the Bandwid by thes	DPLL of th Cor se bits,	output f ntrol Re since t	rom its gister, he prop	center the DP portiona	freque LL outp al value	ncy. out fre- of ref-

Table 35 - Frequency Locking Range Register (FLRR) Bits

External Reset Va			ess: 004	7 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LDT 15	LDT 14	LDT 13	LDT 12	LDT 11	LDT 10	LDT 9	LDT 8	LDT 7	LDT 6	LDT 5	LDT 4	LDT 3	LDT 2	LDT 1	LDT 0
Bit	N	ame		Description Lock Detect Threshold Bits: The binary value of these bits defines the upper limit of the											
15 - 0	LDT	15 - 0	abso Whe defin Whe	Description Lock Detect Threshold Bits: The binary value of these bits defines the upper limit of the absolute phase from the phase detector output for lock detection. When the value of the absolute phase is less than or equal to LDT for duration of time defined by the LDIR register, the DPLL locks. When the value of the absolute phase is greater than LDT for duration of time defined by the LDIR register divided by 256, the DPLL does not lock.											
Note: Ll using th				ited as			X_EXF	xpected <u>P_JITTE</u> 2 (ns)	•		jitter or	the ac	tive inp	ut refe	rence
Exampl (assumi x 2 = 64	ng the	jitter fre	•	-	•						•				82 ns) 2/15.2)

Table 36 - Lock Detector Threshold Register (LDTR) Bits

External Reset Va			ess: 004	8 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LDI 15	LDI 14	LDI 13	LDI 12	LDI 11	LDI 10	LDI 9	LDI 8	LDI 7	LDI 6	LDI 5	LDI 4	LDI 3	LDI 2	LDI 1	LDI 0
Bit	N	ame						D	escrip	tion					
15 - 0	LDI	15 - 0	the o	output	phase	erval E detecto ntation o	or mus	t be b	elow th	ne lock	detec	t thres			

Table 37 - Lock Detector Interval Register (LDIR) Bits

External F				9 _H											
Reset Va	lue: 099	9⊢ _H (see ∣	Note)												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	SRL 12	SRL 11	SRL 10	SRL 9	SRL 8	SRL 7	SRL 6	SRL 5	SRL 4	SRL 3	SRL 2	SRL 1	SRL 0
Bit	N	ame						D	escrip	tion					
15 - 13	Un	used	Rese	erved.	n norm	nal func	tional r	node, t	hese bi	its MUS	ST be s	et to ze	ero.		
12 - 0	SRI	_12 - 0	phas	e chan	ge (ph		pe), wl	here th	e phase	e repre	sents o	differen	ce betv	veen th	of DPLL ne input
Note: The	defau	t value is	s ±56 pp	om ('h09	9F/CFN	= 56 pp	m).								

Table 38 - Slew Rate Limit Register (SRLR) Bits

External F Reset Va	Read/W	/rite Addro 02 _H (see	ess: 004 Note)	۹ _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	BLM	FLF_ QS	FLC 3	FLC 2	FLC 1	FLC 0	FFL 3	FFL 2	FFL 1	FFL 0	LPF 3	LPF 2	LPF 1	LPF 0
Bit	N	ame						C	escrip	tion					
15 - 14	Un	lused	Rese	erved.	n norm	nal fund	ctional r	node, t	hese b	its MU	ST be s	set to ze	ero.		
13	E	3LM	(igno lockii Whe	Reserved. In normal functional mode, these bits MUST be set to zero. Bypass Limiter Bit: When this bit is high, the DPLL slew rate limiter is bypassed ignored). In combination with FLF_QS, FLC3 - 0, FFL3 - 0 and LPF3 - 0 bits, causes fast ocking of the DPLL output clocks to the selected reference. When this bit is low, the DPLL performs normal lock following the slew rate limit defined in the slew rate limit register (SRLR).											
12	FLI	F_QS	interr When value When (i.e. 4 It is r	nal freq n this b a, allow n this b <100 se ecomm	uency it is hig ing ver it is low econds nended	stabiliz gh, the y fast s v, the ir), and s to set	Quick \$ ation. DPLL i storage aternal f some e this bit this bit	nternal of holo requer xtra jitt if fast l	freque lover fr loy valu er on o ocking	ency wil equenc ue will b utput c	l quickl cy value be reac locks c	y stabil e. hed ove an be e	lize to t er norm expecte	he app hal locki	ropriate
11 - 8	FL	C3 - 0	wher recor	n FFL3 mmend	- 0 bits ed fo	of this r refei	: Value registe rence ces wit	er are u clocks	sed. La with	arger va small	alues re jitter,	esult in while	faster l	ocking	and are

Table 39 - Bandwidth Control Register (BWCR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	BLM	FLF_ QS	FLC 3	FLC 2	FLC 1	FLC 0	FFL 3	FFL 2	FFL 1	FFL 0	LPF 3	LPF 2	LPF 1	LPF 0
	1		T												
Bit	N	ame						D	escrip	tion					
7 - 4	FF	L3 - 0	bit in spee spee outpu	the D d of th d grac ut freq	e DPLL e DPLL te that i uency. 1 the BLN	registe output nterna he big	er is hig t clocks I frequ ger the	gh, valu to the ency va value,	e of the active alue, us the fas	ese bits input re sed in ster the	s (unsig eferenc holdove locking	ined) re e. The er mod j.	epreser value a e, reac	nts fast also rep	: locking present
3 - 0	LP	F3 - 0	Low	Pass	Filter C	ontrol	Bits: [Define t	he DPl	_L low	pass filt	er corn	er freq	uency.	
				Γ	LPF3	LPI	F2	LPF1	LPI	F0		R FREQ		OF	
				_	0	0)	0	0)		0.47 H	z		
					0	0)	0	1			0.95 H	lz		
					0	0		1	0			1.9 H			
					0	0		1	1			3.8 H			
					0	1		0	0			7.6 H			
				_	0	1		1	0			30.4 H			
				_	0	1		1	1			60.7 H			
				_	1	0		0	0			121 H			
				F	1	0)	0	1			243 H	Z		
					1	0)	1	0)		486 H	Z		
				_	1	0)	1	1			971H:	Z		
					1	1		0	0)		1.94 kł	Ηz		
					1	1		0	1			3.88 kł	Ηz		
					1	1		1	0)		7.77 kł	Ηz		
					1	1		1	1			15.54 k	Hz		
		<i>c</i> 11			0.15										
ote 1: ote 2:	To set LPF3-0 FFL3-0	fast lock) ->'h8, u) ->'hF) ->'hF, if S -> 1	mode, in Inless a	is reco specific	-3 dB poin ommende c filter res ount of jit	d to pro ponse (gram th low pas	e registe s filter ch	r bits as aracteri	follows stic) is r	required				
ote 3:					nt that the generate			lso in fre	erun mo	ode (see	e the RC0	CR Regis	ster). Ot	herwise,	, the
ote 4:					Hz, LPF3 PF3 - 0 s								r than 1	/10 of th	e carrie
ote 5:	When t		- 0 bits	are use	ed in norn	nal locki	ng mode	e (when t	he BLM	bit is no	ot set and	the SM	FST bi	it in the l	DPLLCF

Table 39 - Bandwidth Control Register (BWCR) Bits (continued)

Data Sheet

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	0	MTR	PRS 1	PRS 0	PMS 2	PMS 1	PMS 0	FDM 1	FDM 0		
Bit	N	ame)escrip	tion							
15 - 8	Un	nused	Rese	erved.	In norn	nal fund	tional	mode,	these b	its MUS	ST be s	et to ze	ero.				
7	N	/TR	refer main value	ence i tained. e is res	input o . When et to ze	en this l clock a this bi ero, cau erence.	nd the t is hig	e DPLL gh, MTI	₋ outpu E circui	ut cloc it is in	k and its rese	the pl t state	nase c and th	offset v e phas	alue e offs		
6 - 5	PR	S1 - 0	of the	referred Reference Selection Bits: These bits select the preferred reference from one f the input references They are used only if the PMS2-0 bits are set to 001. Otherwise hese bits are ignored.													
						PRS1	F	PRS0	PREF	ERRED SELEC		NCE					
						0		0		RE	F0						
						0		1		RE	F1						
						1		0		RE	F2						
					L	1		1		RE	F3						
4 - 2	PM	S2 - 0	Prefe	erence	Mode	Select	ion Bi	ts: The	se bits	select	one of t	he pref	erence	modes	S:		
				Γ	PMS2	PM	1S1	PMS0		PREFE	RENCE	MODE					
					0		0	0		No	Preferer	nce					
					0		0	1	Pre		as per th PRS1 - 0) of				
					0		1	0		F	orce REF	-0					
					0		1	1		F	orce REF	-1					
					1		-	0									
	1				1		-	1									
			16:00	0 1 1 Force REF1 1 0 0 Force REF2													

Table 40 - Reference Change Control Register (RCCR) Bits

Data Sheet

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	MTR	PRS 1	PRS 0	PMS 2	PMS 1	PMS 0	FDM 1	FDM 0	
Bit	N	ame		Description												
1 - 0	FD	M1 - 0	Forc	Force DPLL Timing Mode: These bits force the DPLL into one of the valid timing modes. In freerun mode, it is important that the DPLL is not also in fast lock mode (see the BWCR register). Otherwise, the output frame pulses may not be generated correctly.												
			In fre	eerun r				: that th	ne DPL	L is no	ot also					
			In fre	eerun r	ster). O			that thout the theorem is theorem is the theorem is the theorem is the theorem is the theorem is theorem is the	ne DPL frame p	L is no	ot also nay no					
			In fre	eerun r	ster). O	therwis	se, the	that thout the theorem is theorem is the theorem is the theorem is the theorem is the theorem is theorem is the	ne DPL frame p DPLL	L is no	ot also nay no ^{MODE}					
			In fre	eerun r	ster). O	otherwis	se, the FDM	that thout the theorem is theorem is the theorem is the theorem is the theorem is the theorem is theorem is the	ne DPL frame p DPLL	L is no pulses i TIMING	ot also may no MODE					
			In fre	eerun r	ster). O	DM1	se, the FDM 0	that thout the theorem is theorem is the theorem is the theorem is the theorem is the theorem is theorem is the	ne DPL frame p DPLL	L is no bulses i TIMING Automati	ot also may no MODE c					

Table 40 - Reference Change Control Register (RCCR) Bits (continued)

Data Sheet

External	Read	Only Ac	ldre	ess: 00)4C _H													
15	14	13		12	11	10		9	8	7	e	6	5	4	3	2	1	0
0	0	0		0	0	0		0	SLM	LST	RF	R2	RFR1	RFR0	RES1	RES0	DPM1	DPM0
			–															
Bit	Ν	lame									Desc	crip	tion					
15 - 9	U	nused		Res	erved.	In noi	mal	func	tiona	mode	, thes	e bi	its are	zero.				
8		SLM		diffe		betwe	en t	he in	put a	nd outp	out clo							. phase defined
7		LST		prog														
6 - 4	RF	FR2 - 0			Reference Frequency Indicator Bits: These bits represent the frequency of the selected reference indicated by the reference bits (RES1 - 0) in this register.													
						RFF	₹2	RF	R1	RFRO		F Se	requer	ncy of t Refere	he nce			
						0		C)	0			8	kHz				
						0		C)	1			1.54	4 MHz				
						0		1		0				8 MHz				
						0		1		1				6 MHz				
						1		C		0				2 MHz				
						1		C		1				4 MHz				
						1		1		0			-	4 MHz				
						1		1		1			Res	erved				
3 - 2	RE	ES1 - 0			e rence ts (RE										ch one	of the	four re	ference
							R	ES1	RE	S0	Inpu	t Re	eferend	e in us	e			
								0	(C			REF 0)				
								0	· ·	1			REF 1					
								1	(C			REF 2					
								1		1			REF 3					

Table 41 - Reference Change Status Register (RCSR) Bits - Read Only

External	Read	Only Add	ress: 00	4C _H													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	SLM L	.ST	RFR2	RFR1	RFR0	RES1	RES0	DPM1	DPM0		
	1		1														
Bit	N	ame		2 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 SLM LST RFR2 RFR1 RFR0 RES1 RES0 DPM1 DPM0 Description													
- 0	DPI	M1 - 0	DPL	Description DPLL Timing Mode Status Bits: These bits indicate the DPLL's timing mode status.													
					1	DPM1	DPM0	D	PLL Tir	ming M	ode Sta	ate					
						0	0			MTIE							
						0	1			Norma							
				12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 SLM LST RFR2 RFR1 RFR0 RES1 RES0 DPM1 DP Description DPLL Timing Mode Status Bits: These bits indicate the DPLL's timing mode status. DPM1 DPM0 DPLL Timing Mode State 0 0 MTIE													
						1	1			Freeru	n						
1	o Bit	15 14 0 0 Bit N	15 14 13 0 0 0 Bit Name	15 14 13 12 0 0 0 0 Bit Name	0 0 0 0 0 Bit Name	15 14 13 12 11 10 0 0 0 0 0 0 Bit Name	15 14 13 12 11 10 9 0 0 0 0 0 0 0 Bit Name - 0 DPM1 - 0 DPLL Timing Mode Statu DPM1 0	15 14 13 12 11 10 9 8 0 0 0 0 0 0 0 SLM L Bit Name - 0 DPM1 - 0 DPLL Timing Mode Status Bits: 1 DPM1 DPM0 0 0 1 0	15 14 13 12 11 10 9 8 7 0 0 0 0 0 0 0 SLM LST Bit Name D - 0 DPM1 - 0 DPLL Timing Mode Status Bits: Thes 0 0 0 0 0 0 1	15 14 13 12 11 10 9 8 7 6 0 0 0 0 0 0 0 SLM LST RFR2 Bit Name Descrip - 0 DPM1 - 0 DPLL Timing Mode Status Bits: These bits in 0 0 1 0 0 1	15 14 13 12 11 10 9 8 7 6 5 0 0 0 0 0 0 SLM LST RFR2 RFR1 Bit Name Description - 0 DPM1 - 0 DPLL Timing Mode Status Bits: These bits indicate DPM1 DPM0 DPLL Timing Mode Status Bits: These bits indicate 0 0 0 0 1 Norma 1 0 1 0 Holdove	15 14 13 12 11 10 9 8 7 6 5 4 0 0 0 0 0 0 SLM LST RFR2 RFR1 RFR0 Bit Name Description - 0 DPM1 - 0 DPLL Timing Mode Status Bits: These bits indicate the DF DPM1 DPM0 DPLL Timing Mode Status 0 0 0 MTIE 0 1 Normal 1 0 Holdover	15 14 13 12 11 10 9 8 7 6 5 4 3 0 0 0 0 0 0 SLM LST RFR2 RFR1 RFR0 RES1 Bit Name Description - 0 DPM1 - 0 DPLL Timing Mode Status Bits: These bits indicate the DPLL's times bits indicate the DPL's ti	15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 0 0 0 0 0 SLM LST RFR2 RFR1 RFR0 RES1 RES0 Bit Name -0 DPM1 - 0 DPLL Timing Mode Status Bits: These bits indicate the DPLL's timing mode -0 DPM1 - 0 DPM1 DPM1 DPM0 DPLL Timing Mode State 0 0 1 Normal 1 0 Holdover	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 10 <		

 Table 41 - Reference Change Status Register (RCSR) Bits - Read Only (continued)

		/rite Addr 46 _H (Note		ŀΕ _Η												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
MNU 15	MNU 14	MNU 13	MNU 12	MNU 11	MNU 10	MNU 9	MNU 8	MNU 7	MNU 6	MNU 5	MNU 4	MNU 3	MNU 2	MNU 1	MNU 0	
Bit	N	ame		Description												
15 - 0	MN	U15 - 0	MF refe	NULRI	J regist	er bits		the ne	ar uppe	er limit	for the	multiple	e perioo	d count	nd the of any z clock	
Note 1:		efault val					r all refe	rence fre	equencie	es, which	n is +9.9	13 ppm ((Stratum	3 comp	liant	
Note 2:	The na	ame 'upp	er' is ba	ised on f	requenc	у.										

Table 42 - Multi-period Near Upper Limit Register - Lower 16 Bits (MPNULRL)

		/rite Addı 9A _H (Not		4F _H												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
MNU 31	MNU 30	MNU 29	MNU 28	MNU 27	MNU 26	MNU 25	MNU 24	MNU 23	MNU 22	MNU 21	MNU 20	MNU 19	MNU 18	MNU 17	MNU 16	
Bit		Name		Description												
15 - 0	MN	1U31 -	16	Multipl MPNUI any ref clock p	RL regerence	gister b	its defir	nes the	near ι	upper li	mit for	the mu	ltiple p	eriod c	ount of	
Note 1:				esents ne he refere			r all refe	rence fre	equencie	es, which	n is +9.9	13 ppm	(Stratum	3 comp	liant	
Note 2:	The na	ame 'upp	er' is b	ased on f	requenc	y.										

Table 43 - Multi-period Near Upper Limit Register - Upper 16 Bits (MPNULRU)

		/rite Addr DE8 _H (No		50 _H												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
MFU 15	MFU 14	MFU 13	MFU 12	MFU 11	MFU 10	MFU 9	MFU 8	MFU 7	MFU 6	MFU 5	MFU 4	MFU 3	MFU 2	MFU 1	MFU 0	
				Description												
Bit	N	lame		Description												
15 - 0	MF	U15 - 0	MF ref	I ltiple-F PFULRU erence riods.	J regist	er bits	defines	the fa	r uppei	r limit f	or the r	nultiple	e perioc	l count		
Note 1:		efault val , regardle					all refere	nce freq	uencies	, which i	s +11.28	57 ppm (Stratum	3 compli	ant	
Note 2:	The na	ame 'upp	er' is ba	ased on f	requenc	y.										

Table 44 - Multi-period Far Upper Limit Register - Lower 16 Bits (MPFULRL)

		/rite Addı 39A _H (No		51 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MFU 31	MFU 30	MFU 29	MFU 28	MFU 27	MFU 26	MFU 25	MFU 24	MFU 23	MFU 22	MFU 21	MFU 20	MFU 19	MFU 18	MFU 17	MFU 16
Bit		Name							Descr	iption					
15 - 0	MF	- - - -	16	Multipl MPFUL referen periods	.RL reg ce inpu	jister bi	ts defin	es the	far upp	er limit	for the	multipl	e perio	d count	of any
Note 1:				esents fa he refere			all refere	nce frec	uencies	, which i	s +11.28	7 ppm (Stratum	3 compli	ant
Note 2:	The na	ame 'upp	er' is b	ased on f	requenc	зy.									

 Table 45 - Multi-period Far Upper Limit Register - Upper 16 Bits (MPFULRU)

		/rite Addr B8 _H (Not		52 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MNL 15	MNL 14	MNL 13	MNL 12	MNL 11	MNL 10	MNL 9	MNL 8	MNL 7	MNL 6	MNL 5	MNL 4	MNL 3	MNL 2	MNL 1	MNL 0
Bit	١	lame						0	Descrip	otion					
15 - 0	MN	IL15 - 0	MF ref	Iltiple-I PNLLRU erence riods.	J regist	ter bits	defines	the ne	ar lowe	er limit i	for the	multiple	e perioc	l count	
Note 1:				esents n he refere			r all refe	rence fre	equencie	es, which	n is -9.91	13ppm (S	Stratum	3 compli	ant
Note 2:	The na	ame 'low	er' is ba	ased on f	requenc	y.									

Table 46 - Multi-period Near Lower Limit Register - Lower 16 Bits (MPNLLRL)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MNL 31	MNL 30	MNL 29	MNL 28	MNL 27	MNL 26	MNL 25	MNL 24	MNL 23	MNL 22	MNL 21	MNL 20	MNL 19	MNL 18	MNL 17	MNL 16
	-														
Bit		Name							Descri	ption					
15 - 0	M	NL31 - <i>'</i>	1	Multiple MPNLLI any refe	RL regi	ster bit	s defin	es the	near lo	wer lin	nit for t	he mul	tiple pe	eriod co	ount o

 Table 47 - Multi-period Near Lower Limit Register - Upper 16 Bits (MPNLLRU)

		Vrite Addre 16 _H (Note		54 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MFL 15	MFL 14	MFL 13	MFL 12	MFL 11	MFL 10	MFL 9	MFL 8	MFL 7	MFL 6	MFL 5	MFL 4	MFL 3	MFL 2	MFL 1	MFL 0
	_														
Bit	N	ame							Descri	ption					
15 - 0	MF	L15 - 0	MF ref	PFLLRU	J regis	ter bits	define	s the f	ar Iowe	er limit i	for the	multip	le perio	od cou	and the nt of any Hz clock
Note 1:		efault valu regardle					all refer	ence fre	quencie	s, which	is -11.2	87ppm ((Stratum	3 comp	oliant
Note 2:	The na	ame 'lowe	r' is ba	ised on t	frequenc	су.									

Table 48 - Multi-period Far Lower Limit Register - Lower 16 Bits (MPFLLRL)

		Vrite Ado 39A _H (No		0055 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MFL 31	MFL 30	MFL 29	MFL 28	MFL 27	MFL 26	MFL 25	MFL 24	MFL 23	MFL 22	MFL 21	MFL 20	MFL 19	MFL 18	MFL 17	MFL 16
Bit		Name							Desc	ription					
15 - 0	MF	E31 - 1	6	MPFLL	RL regi ce inpu	ister bi	ts defin	es the	far low	er limit	for the	e multip	le peri	od cou	and the nt of any IHz clock
Note 1:				oresents fa the refere			all refer	ence fre	quencie	s, which	is -11.2	87ppm ((Stratum	3 comp	oliant
Note 2:	The na	ame 'low	er' is l	based on f	frequenc	cy.									

Table 49 - Multi-period Far Lower Limit Register - Upper 16 Bits (MPFLLRU)

15	14	10	e Note 1 12	, 11	10	9	0	7	6	5	4	3	2	1	0
15	14	13	12	TI	10	9	8	7	6	5	4	3	2	1	0
MC[n] 15	MC[n] 14	MC[n] 13	MC[n] 12	MC[n] 11	MC[n] 10	MC[n] 9	MC[n] 8	MC[n] 7	MC[n] 6	MC[n] 5	MC[n] 4	MC[n] 3	MC[n] 2	MC[n] 1	MC[n] 0
	Name Description														
Bit	· · ·														
15 - 0	-	n]15 - 0 • 0 - 3)	Rn№	IPCRU	registe	er bits o	od Co defines ency ch	the nu	mber o	f refere	ence clo	ock per	riods to	be me	
Note 1:		fault valu ation tim		sents lov	wer bits	of multi-	period co	ount for 8	3 kHz inj	put frequ	iency, ca	lculated	to have	10 seco	onds

Table 50 - Multi-period Count Register - Lower 16 Bits (RnMPCRL) Bits, (n = 0 - 3)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MC[n] 31	MC[n] 30	MC[n] 29	MC[n] 28	MC[n] 27	MC[n] 26	MC[n] 25	MC[n] 24	MC[n] 23	MC[n] 22	MC[n] 21	MC[n] 20	MC[n] 19	MC[n] 18	MC[n] 17	MC[n] 16
	1														
Bit	N	lame						0	Descrip	otion					
15 - 0	-	n]31 - 1 = 0 - 3)			L regis	•		ount E the nu							
			for	the mu	ılti-peri	od freq	uency o	check fo	or the F	REFn in	put mo	nitoring	g, <mark>minu</mark>	s 1.	
Note 1:		efault val	ue repre								·				onds

Table 51 - Multi-period Count Register - Upper 16 Bits (RnMPCRU) Bits, (n = 0 - 3)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UL[n] 15	UL[n] 14	UL[n] 13	UL[n] 12	UL[n] 11	UL[n] 10	UL[n] 9	UL[n] 8	UL[n] 7	UL[n] 6	UL[n] 5	UL[n] 4	UL[n] 3	UL[n] 2	UL[n] 1	UL[n] 0
Bit	N	ame						D	escrip	tion					
15 - 0		n]15 - 0 : 0 - 3)	uppe	r limit	-	period	d of the	REFn			-				ines the value is
Note 1:	The def	ault valu	e repres	ents lim	it for 8 k	Hz inpu	t frequer	ncy, whic	h is +6.4	4 μs (+1	0UI _{p-p} o	f 1.544 N	MHz).		
Note 2:	When th program 'h2E4A	ne MRLE nmed thr (10UIp-p (0.3UIp-j	bit of D ough the of 1.54 o) - if ret	PLLCR e Refere 4 MHz i ference	register i ence Free .e. 6.4 μ frequenc frequenc	s low, th quency l s) - if re cy is 1.5 cy is 2.04	nese regi Register ference 44 MHz 48 MHz	sters are), the fol	e ignored lowing v	d. Deper alues ar	nding on	referend		ency (de	tected or
	'h0025 'h0011 'h0007 'h0002	(0.2Ulp-r (0.2Ulp-r (0.2Ulp-r (0.2Ulp-r (0.2Ulp-r (0.2Ulp-r) - if ref) - if ref) - if ref	erence erence	, frequenc frequenc	y is 8.19 y is 16.3	92 MHz 384 MHz	:							

Table 52 - Upper Limit Register (RnULR) Bits, (n = 0 - 3)

		Write Add 35C _H (see	e Note 1)											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LL[n] 15	LL[n] 14	LL[n] 13	LL[n] 12	LL[n] 11	LL[n] 10	LL[n] 9	LL[n] 8	LL[n] 7	LL[n] 6	LL[n] 5	LL[n] 4	LL[n] 3	LL[n] 2	LL[n] 1	LL[n] 0
Bit	• •														
15 - 0	· · · · · · · · · · · · · · · · · · ·														
	,	,												binary	value i
Note 1: Note 2:	The def When th program 'h335C 'h0055 ('h003B 'h001E 'h000F 'h0008 (ault valu ne MRLE nmed thr (10Ulp-r (0.3Ulp-r (0.2Ulp- (0.2Ulp-1 (0.2Ulp-r (0.2Ulp-r	e repres bit of D ough the o of 1.54 p) - if re p) - if re	sents lim PLLCR i e Refere 4 MHz i ference ference ference ference	it for 8 k register nce Fre e. 6.4 μ frequenc frequenc frequenc frequenc	MHZ Clo HZ input is low, th quency f s) - if ref cy is 1.54 cy is 2.0 cy is 4.0 cy is 8.19 cy is 8.19	t frequer nese regi Register ference 44 MHz 48 MHz 96 MHz 92 MHz 384 MHz	ods. ncy, which isters are), the fol frequence	ch is -6.4 e ignored lowing v	⊧μs (-10 d. Deper alues ar	UI _{p-p} of nding on	1.544 M reference	Hz).	_	



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	LCI	RCI	HOI	SLI
Bit		Name							Descri	ption					
15 - 4		Unused	J F	Reserve	d. In no	ormal fu	unction	al mode	e, these	e bits is	zero.				
3		LCI		. ock Ch as chan	-	nterru	pt Bit:	If the d	evice s	sets this	s bit to	high, tl	he devi	ce lock	stati
2		RCI		Reference		-	•	t Bit:	If the o	device	sets th	nis bit t	o high,	the se	electe
1		HOI		loldove ecovere		•				this bit	to high	n, the d	evice h	ias ente	ered
0		SLI		lew Ra tatus ha			-							device	pha

Table 54 - Interrupt Register (IR) Bits - Read Only

Externa Reset V		d/Write Addro 000F _H	ess: 000	67 _H											
15	1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	C	0	0	0	0	0	0	0	0	0	0	LIM	RIM	HIM	SIM
Bit		Name		Description											
15 - 4	4	Unused	Res	erved.	In norr	mal fun	ctional	mode,	these	bits MI	JST be	e set to	zero.		
3		LIM		k Inter rupt.	rupt N	lask E	Bit: Wh	nen this	s bit is	s high,	it mas	sks the	lock s	status (change
2		RIM		erence nge inte		ge Inte	rrupt l	Mask E	Bit: Wh	en this	bit is l	nigh, it	masks	the ref	erence
1		HIM		dover l rupt.	nterru	pt Mas	sk Bit:	When	this bit	t is hig	h, it ma	asks th	e holdo	over er	ntry/exit
0		SIM		v Rate rupt.	Limite	er Intei	rupt N	lask B	it: Whe	en this	bit is I	nigh, it	masks	the sle	ew rate

Table 55 - Interrupt Mask Register (IMR) Bits

External F Reset Val		Vrite Addre 00 _H	ss: 006	68 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	ICB 3	ICB 2	ICB 1	ICB 0
Bit		Name							Descri	ption					
15 - 4	ι	Jnused	Re	serve	d. In no	ormal fu	Inction	al mod	e, thes	e bits I	NUST	oe set t	o zero.		
3 - 0	10	CB3 - 0	со	rrespor	nding l	bit in f	the Int	errupt		er (IR). The	Interru	upt Cle	ear Re	lear the gister is to 0.

Table 56 - Interrupt Clear Register (ICR) Bits

Externa	al Read	d Only Ad	dress	: 0069 _H											
15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
R3 FML	R3 FMU	R3 FL	R3 FL		R2 FMU	R2 FL	R2 FU	R1 FML	R1 FMU	R1 FL	R1 FU	R0 FML	R0 FMU	R0 FL	R0 FU
Bit		Name							Descrij	otion					
15		R3FMI	-	Reference input RE Hysteres	F3 fai	ls the	multi-p	eriod							
14		R3FMU	J	Reference input RE Hysteres	F3 fai	s the	multi-p	eriod							
13		R3FL		Reference input RE Hysteres	F3 fail	s the	single-	period							
12		R3FU		Referend input RE Hysteres	F3 fail	s the	single-	period							
11		R2FML	-	Reference input RE Hysteres	F2 fai	ls the	multi-p	eriod							
10		R2FMU	J	Reference input RE Hysteres	F2 fai	s the	multi-p	eriod							-
9		R2FL		Reference input RE Period Li	F2 fails	the si	ingle-pe								
8		R2FU		Reference input RE Period Li	F2 fails	the si	ngle-pe								
7		R1FML	-	Reference input RE Hysteres	F1 fai	ls the	multi-p	eriod							-

Table 57 - Reference Failure Status Register (RSR) Bits - Read Only

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R3 FML	R3 FMU	R3 FL	R3 FU	R2 FML	R2 FMU	R2 FL	R2 FU	R1 FML	R1 FMU	R1 FL	R1 FU	R0 FML	R0 FMU	R0 FL	R0 FU
Bit		Name							Descrip	otion					
6		R1FML	i	Referenc nput RE Hysteres	F1 fail	s the	multi-p	eriod							
5		R1FL	i	Reference Input REI Period Li	F1 fails	the si	ngle-pe								
4		R1FU	i	Reference 1 Single Period Upper Limit Fail Bit: If the device sets this bit to high, the input REF1 fails the single-period upper limit check. (see Table 11, "Values for Single Period Limits" on page 46)											
3		R0FML	i	Referenc nput RE Hysteres	F0 fai	s the	multi-p	period							
2		R0FMU	i	Referenc nput RE Hysteres	F0 fail	s the	multi-p	eriod							
1		R0FL	i	Referenc nput REI Period Li	F0 fails	the si	ngle-pe								
0		R0FU	i	Referenc nput REI Period Li	F0 fails	the si	ngle-pe								•

		ad/Write Ad : 0000 _H	dress: (006A _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R3 MML	R3 MML	R3 J ML	R3 MU	R2 MML	R2 MMU	R2 ML	R2 MU	R1 MML	R1 MMU	R1 ML	R1 MU	R0 MML	R0 MMU	R0 ML	R0 MU
Bi	t	Name	•						Descri	ption					
1	5	R3MM		Referen nulti-per								this bi	t is high	n, it ma	sks the

Table 58 - Reference Mask Register (RMR) Bits

15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
R3 MML	R3 MMU	R3 ML	R3 MU		R2 MMU	R2 ML	R2 MU	R1 MML	R1 MMU	R1 ML	R1 MU	R0 MML	R0 MMU	R0 ML	R0 MU
Bit		Name	•						Descri	ption					
14		R3MM	U	Referen multi-pe								this bi	t is high	n, it ma	isks th
13		R3ML	-	Referen single-p								n this b	it is higl	n, it ma	asks th
12		R3ML	J	Referen single-p								n this b	it is higl	n, it ma	asks th
11		R2MM	IL	Referen multi-pe								this bi	t is high	n, it ma	isks th
10		R2MMU Reference 2 Multi-period Upper Limit Mask Bit: When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF2. D01/1 D1/2													
9		R2ML													
8		R2ML	J	Referen single-p		• •						n this b	it is higl	n, it ma	asks th
7		R1MM	IL	Referen multi-pe								this bi	t is higł	n, it ma	isks th
6		R1MM	U	Referen multi-pe								this bi	t is higł	n, it ma	isks th
5		R1ML	-	Referen single-p								n this b	it is higl	n, it ma	asks th
4		R1ML	J	Referen single-p								n this b	it is higl	n, it ma	asks th
3		R0MM	IL	Referen multi-pe		•						this bi	t is higł	n, it ma	isks th
2		R0MM	U	Referen multi-pe		•						this bi	t is high	n, it ma	isks th
1		R0ML	-									n this b	it is higl	n, it ma	asks th
0		R0ML Reference 0 Single-period Lower Limit Mask Bit: When this bit is high, it masks the single-period lower limit check (or forces pass) for REF0. R0MU Reference 0 Single-period Upper Limit Mask Bit: When this bit is high, it masks the													

Table 58 - Reference Mask Register (RMR) Bits (continued)

Data Sheet

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3FS 2	R3FS 1	R3FS 0	R2FS 2	R2FS 1	R2FS 0	R1FS 2	R1FS 1	R1FS 0	R0FS 2	R0FS 1	R0FS 0
Bit	N	ame						D	escrip	tion					
5 - 12	Un	used	Rese	erved.	In norm	al func	tional	mode, tl	nese b	its are a	zero.				
11 - 9	R3F	S2 - 0	Refe	rence	3 Frequ	iency \$	Statu	s Bits: T	hese b	oits repo	ort dete	ected fre	equenc	y of RE	F3.
				F	R3FS2	R3F	S1	R3FS0	RE	F3 Free	quency	Measu	iremen	t	
					0	0		0			8 k⊦	lz			
					0	0		1			1.544 l	MHz			
					0	1		0			2.048 I	MHz			
					0	1		1			4.096 l				
					1	0		0			8.192 I				
					1	0		1			16.384				
					1	1		0			19.44 l				
					1	1		1			Reser	ved			
8 - 6	R2F	S2 - 0	Refe	rence	2 Frequ	iency \$	Statu	s Bits: T	hese b	oits repo	ort dete	ected fre	equenc	y of RE	F2.
				F	R2FS2	R2FS	S1	R2FS0	REI	F 2 Fre	quency	Measu	uremen	it	
					0	0		0			8 k⊦	lz			
					0	0		1			1.544 l				
					0	1		0			2.048 I				
					0	1		1			4.096 l				
					1	0		0			8.192				
						0		1			16.384	MHz		1	
					1	1		0			19.44				

Table 59 - Reference Frequency Status Register (RFSR) Bits - Read only

Data Sheet

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3FS 2	R3FS 1	R3FS 0	R2FS 2	R2FS 1	R2FS 0	R1FS 2	R1FS 1	R1FS 0	R0FS 2	R0FS 1	R0FS 0
Bit	N	ame						D	escrip	tion					
5 - 3	R1F	S2 - 0	Refe	rence	1 Frequ	iency S	Statu	s Bits: T	hese b	oits rep	ort dete	ected fre	equenc	y of RE	F1.
				F	R1FS2	R1FS	S1	R1FS0	RE	F1 Fre	quency	Measu	remen	t	
					0	0		0			8 k⊢	z			
					0	0		1			1.544 I	MHz			
					0	1		0			2.048 I	MHz			
					0	1		1			4.096 I	MHz			
					1	0		0			8.192 I	MHz			
					1	0		1			16.384				
					1	1		0			19.44 I				
					1	1		1			Reser	ved			
2 - 0	R0F	-S2 - 0	Refe	erence	0 Frequ	iency S	Statu	s Bits: T	hese b	oits rep	ort dete	ected fre	equenc	y of RE	F0.
				F	R0FS2	R0F8	S1	R0FS0	RE	F0 Fre	quency	Measu	remen	t	
					0	0		0			8 k⊢	lz			
					0	0		1			1.544 I	MHz			
					0	1		0			2.048 I	MHz			
					0	1		1			4.096 I				
					1	0		0			8.192 I				
					1	0		1			16.384				
					1	1	Γ	0			19.44 I	MHz			
					1	1		1			Reser				

Table 59 - Reference Frequency Status Register (RFSR) Bits - Read only (continued)

		ad/Write Ac : 0002 _H	ldress:	006C _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	OJP2	OJP1	OJP0
Bit		Name	e						Descri	ption					
15 - 3	3	Unuse	ed	Reserve	ed. In n	ormal f	unctior	al moc	le, these	e bits I	NUST b	oe set t	o zero.		
2 - 0		OJP2 ·		Output perform value (u value of	ance w Insigne	rith resp d) mea	pect to ins mo	the no re filter	ise rece ing, wh	eived t nile zer	hrough o meai	the ouns filter	itput pir	ns. The	higher

Table 60 - Output Jitter Control Register (OJCR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIN[n] BD2	STIN[n] BD1	STIN[n] BD0	STIN[n] SMP1	STIN[n] SMP0	STIN[n] DR3	STIN[n] DR2	STIN[n] DR1	STIN[n] DR0
Bi	t		N	ame)					D	escripti	on			
15 -	9		Ur	nuse	d		Reserved	I. In norr	mal funct	ional mo	de, thes	e bits MI	JST be s	set to zer	0.
8 -	6	S	TIN[n]BD	92 - 0		Input Stro The binar will be de	y value o	of these	bits refe					
		0	TINIn]SM	P1 - (2	Input Dat	a Samp	ling Poi	nt Selec	tion Bits	5:			
5 -	4	S													
5 -	4	5					STIN[n]SI	/IP1-0	(2	2.048 Mbp	ling Point s, 4.096 M ops stream	•	(1	Sampling 6.384 Mbp	
5 -	4	5					STIN[n]SI	MP1-0	(:	2.048 Mbp 8.192 Mb	s, 4.096 M	•	(1		s streams)
5 -	4	5						MP1-0	(:	2.048 Mbp 8.192 Mb 3/4	s, 4.096 M ops stream	•	(1)	6.384 Mbp	s streams
5 -	4	5	[00	/IP1-0	(:	2.048 Mbp 8.192 Mt 3/4 1/4	s, 4.096 M ops stream I point	•	(1	6.384 Mbp	s streams) pint

Table 61 - Stream Input Control Register 0 - 31 (SICR0 - 31) Blts

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIN[n] BD2	STIN[n] BD1	STIN[n] BD0	STIN[n] SMP1	STIN[n] SMP0	STIN[n] DR3	STIN[n] DR2	STIN[n] DR1	STIN[n] DR0
															•
Bi	t		N	lame)					D	escripti	on			
3 -	0	S	TIN[n]DF	83 - 0	I	Input Da	ta Rate S	Selectio	n Bits:					
									STIN	I[n]DR3-	0	Data Ra	te		
										0000	Str	eam Uni	used		
										0001	2	2.048 Mb	ps		
										0010	4	.096 Mb	ps		
										0011	8	8.192 Mb	ps		
										0100	1	6.384 MI	ops		
									010)1 - 1111		Reserve	d		

Table 61 - Stream Input Control Register 0 - 31 (SICR0 - 31) Blts (continued)

15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 0	0	0	STIN[n] Q3C2	STIN[n] Q3C1	STIN[n] Q3C0	STIN[n] Q2C2	STIN[n] Q2C1	STIN[n] Q2C0	STIN[n] Q1C2	STIN[n] Q1C1	STIN[n] Q1C0	STIN[n] Q0C2	STIN[n] Q0C1	STIN[n] Q0C0
Bit			Name						Desci	ription				
15 - 12		U	Inused	R	leserve	d. In no	rmal fur	ctional	mode, t	these bi	ts MUS	T be set	to zerc).
11 - 9			n]Q3C2	q C	uadrant	frame 3 255 fo	3, which r the 2.0	is defin	ed as C	h24 to	31, Ch4	e used t 8 to 63, Mbps, a	Ch96 to	o 127 a
						STIN[n 2-(-			Ope	ration			
						0x:	х			normal	operatior	า		
						10	0	LS	BB of ead	ch chanr	nel is rep	laced by	"0"	
						10	1					laced by		
						11(0					laced by		
						11 [.]	1	MS	SB of ea	ch chanr	nel is rep	laced by	"1"	
8 - 6	S	TIN[n]Q2C2	q C	uadrant	frame 2 191 for spectiv	2, which r the 2.0 ely.	is defir	ned as (Ch16 to	23, Ch	e used t 32 to 47 Mbps, a	, Ch64	to 95 a
							V[n]Q2C 2-0			Ope	ration			
							0xx			normal	operatio	n		
							100	LS	BB of ead	ch chanr	nel is rep	laced by	"0"	
							101	LS	SB of ead	ch chanr	nel is rep	laced by	"1"	
	1						440						"^"	
							110	IVIS	SB of ea	ch chani	nel is rep	laced by	0	

Table 62 - Stream Input Quadrant Frame Register 0 - 31 (SIQFR0 - 31) Bits

Data Sheet

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	STIN[n] Q3C2	STIN[n] Q3C1	STIN[n] Q3C0	STIN[n] Q2C2	STIN[n] Q2C1	STIN[n] Q2C0	STIN[n] Q1C2	STIN[n] Q1C1	STIN[n] Q1C0	STIN[n] Q0C2	STIN[n] Q0C1	STIN[n] Q0C0
В	it		I	Name						Desci	iption				
5 -	- 3	Ś	STIN[n]Q1C2	q C	Quadran Juadrant Ch64 to Nodes re	frame 127 for	1, which the 2.0	n is defi	ned as	Ch8 to	15, Ch1	6 to 31	, Ch32	to 63 a
							ST	IN[n]Q1(2-0			Ope	eration			
0xx normal operation															
								100	L	SB of ea	ch chani	nel is rep	laced by	′ "O"	
								101	L	SB of ea	ch chani	nel is rep	laced by	′ "1"	
								110	Μ	ISB of ea	ich chan	nel is rep	placed by	/ "0"	
								111	Μ	ISB of ea	ich chan	nel is rep	placed by	/ "1"	
2 -	- 0	č	STIN[n]Q0C2	q to	Quadran Juadrant 5 63 for espectiv	frame (the 2.0), which	ı is defii	ned as (Ch0 to 7	7, Ch0 t	o 15, Cl	n0 to 31	and C
							STI	N[n]Q0C	2-0		Ор	eration			
								0xx			normal	operatio	n		
								100	L	SB of ea	ich chan	nel is rep	placed by	y "0"	
								101	L	SB of ea	ich chan	nel is rep	blaced by	y "1"	
								110	Ν	ISB of ea	ach char	nel is re	placed b	y "0"	
								111	N	ISB of ea	ach char	nel is re	nlaced h	v "1"	

Table 62 - Stream Input Quadrant Frame Register 0 - 31 (SIQFR0 - 31) Bits (continued)

15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
0 0	0	0	STOHZ [n]A2	STOHZ [n]A1	STOHZ [n]A0	STO[n] FA1	STO[n] FA0	STO[n] AD2	STO[n] AD1	STO[n] AD0	STO[n] DR3	STO[n] DR2	STO[n] DR1	STO[n] DR0			
				1													
Bit		Nar	ne						Descr	iption							
5 - 12	1	Unu	sed	R	eserved.	In nor	mal fund	ctional r	node, t	hese bi	ts MUS	T be se	et to ze	ro.			
11 - 9	STO	HZ[r	n]A2 - () S	OHZ Ad	dition	al Adva	nceme	nt Bits	:							
		/alid o STio0	only for		STOHZ	n]A2-0	(2.048		al Advan .096 Mbp		Mbps)		onal Adva 16.384 M	ancement bps)			
		01100	-13)		000	-			0 bit				0 bit				
					00				1/4 bit				2/4 bi				
					010	-			2/4 bit				4/4 bi				
					01 ² 100				3/4 bit 4/4 bit			_	Reserve	eu			
					101-1				Reserved			_					
8 - 7	STO)[n]F	FA1 - 0	0	utput Str	eam[n] Fracti	onal A	dvance	ement l	Bits:						
					STO[n]FA1	-0 (2	048 Mbp		vanceme Mbps, 8.		s streams	s) (16		cement ps stream			
								00				0				(C
					01				1/4 bit				2	/4			
					10 2/4 bit						Reserved						
					11				3/4 bit								
6 - 4			AD2 - 0	Th is ac	to be ad	value o vanceo ent.	of these d relativ	bits ref e to FF	ers to th Po. The	he num	ber of b	oits that					
3 - 0	STC)[n][DR3 - 0		utput Da	ta Rate	e Select	tion Bit	IS:								
						S	STIN[n]D	R3 - 0		Da	ata Rate	9					
							0000)			ed: STic Z driver						
					0001 2.048 Mbps						S						
				0010 4.096 Mbp													
												8.192 Mbr					
									-			-					
							0100			16.	384 Mbr	os					

Externa Reset \			ddres	s: 0300 _H	- 031F	н									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	ST[n] BRS7	ST[n] BRS6	ST[n] BRS5	ST[n] BRS4	ST[n] BRS3	ST[n] BRS2	ST[n] BRS1	ST[n] BRS0
Bit	I	Name		Description											
15 - 8	U	Inused	ł	Reserved. In normal functional mode, these bits MUST be set to zero.											
7 - 0		ST[n] RS7 -	ST[n] Stream[n] BER Receive Start Bits: The binary value of these bits refers to the input channel in which the BER data starts to be compared.												
Note: [n] denotes input stream from 0 - 31															

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	ST[n] BL8	ST[n] BL7	ST[n] BL6	ST[n] BL5	ST[n] BL4	ST[n] BL3	ST[n] BL2	ST[n] BL1	ST[n] BL0
Bit		Name	•						De	scripti	on				
			-	· · · · · · · · · · · · · · · · · · ·											
15 - 9	1	Unuse	d	Reserved. In normal functional mode, these bits MUST be set to zero.											
8 - 0		ST[n] BL8 -		 Stream[n] BER Length Bits: The binary value of these bits refers to the number of consecutive channels expected to receive the BER pattern. The maximum number of BER channels is 32, 64, 128 and 256 for the data rates of 2.048 Mbps, 4.096 Mbps, 8.192 Mbps and 16.384 Mbps respectively. The minimum number of BER channels is are set to zero, no BER test will be performed. 											

Table 65 - BER Receiver Length Register [n] (BRLR[n]) Bits

		ad/Write : 0000 _H	Addre	SS: 0340	0 _H - 035	ь-н											
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ST[n] CBER	ST[n] SBER	
Bit		Nam	e							Des	script	ion					
15 - 2		Unuse	ed	Reserved. In normal functional mode, these bits MUST be set to zero.													
1		ST[n CBEI	-	Stream[n] Bit Error Rate Counter Clear: When this bit is high, it resets the internal bit error counter and the stream BER Receiver Error Register to zero.													
0		ST[n SBEI	-	Stream[n] Bit Error Rate Test Start: When this bit is high, it enables the BER receiver; starts the bit error rate test. The bit error test result is kept in the BER Receiver Error (BRER[n]) register. Upon the completion of the BER test, set this bit to zero. Note that the RBEREB bit must be set in the IMS Register first.													

Table 66 - BER Receiver Control Register [n] (BRCR[n]) Bits

	nal Read t Value: (Address 0000 _H	: 0360 _H	- 037F _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST[n] BC15	ST[n] BC14	ST[n] BC13	ST[n] BC12	ST[n] BC11	ST[n] BC10	ST[n] BC9	ST[n] BC8	ST[n] BC7	ST[n] BC6	ST[n] BC5	ST[n] BC4	ST[n] BC3	ST[n] BC2	ST[n] BC1	ST[n] BC0
Bit		Name		Description											
	-			Stream[n] BER Count Bits (Read Only): The binary value of these bits refers to the bit error counts. When it reaches its maximum value of 0xFFFF, the value will be held and will not rollover.											
15 - 0		ST[n] C15 - 0	bit	error c	ounts.	When	•		• •						

Table 67 - BER Receiver Error Register [n] (BRER[n]) Bits - Read Only

24.0 Memory

24.1 Memory Address Mappings

When A13 is high, the data or connection memory can be accessed by the microprocessor port. Bit 1 - 0 in the Control Register determine the access to the data or connection memory (CM_L or CM_H).

MSB (Note 1)				am Add St0 - 31								annel A (Ch0 -	Addres 255)	s	
A13	A12	A11	A10	A9	A8	Stream [n]	A7	A6	A5	A4	A3	A2	A1	A0	Channel [n]
1	0	0	0	0	0	Stream 0	0	0	0	0	0	0	0	0	Ch 0
1	0	0	0	0	1	Stream 1	0	0	0	0	0	0	0	1	Ch 1
1	0	0	0	1	0 1	Stream 2 Stream 3	•	•	-	•	•	-	•	•	•
1	0	0	1	0	0	Stream 4	0	0	0	. 1	. 1	1	1	0	Ch 30
1	Ő	0	1	Ő	1	Stream 5	ŏ	ő	ŏ	1	1	1	1	1	Ch 31 (Note 2)
1	Ő	Ő	1	1	0 0	Stream 6	Ő	Ő	1	ò	0 0	0 0	ò	0 0	Ch 32
1	0	0	1	1	1	Stream 7	0	0	1	0	0	0	0	1	Ch 33
1	0	1	0	0	0	Stream 8	-		-					-	
							-		-		-			-	•
	•	•	•				0	0	1	1	1	1	1	0	Ch 62
		•					0	0	1	1	1	1	1	1	Ch 63 (Note 3)
•	•														•
	Ó														
1	-	0 1 1 1 1 1 Stroom 15													
	Ū	0 1 1 1 1 Stream 15													
	÷						Ő	1	1	1	1	1	1	1	Ch 127 (Note 4)
												-			
				-	-									-	
			-				-	-	-					-	
:	:	:	;				:	:	:	:	:	:	:	÷	
1	1	1	1	1	0	Stream 30	1	1	1	1	1	1	1	0	Ch 254
1	1	1	1	1	1	Stream 31	1	1	1	1	1	1	1	1	Ch 255 (Note 5)
Note 1:	A13 must be high for access to data and connection memory positions. A13 must be low to access internal registers.														
Note 2:	Chanr	nels 0 t	o 31 ar	re usec	l when	serial stream	is at :	2.048	Mbps						
Note 3:	Chanr	nels 0 t	o 63 ar	re usec	l when	serial stream	is at -	4.096	Mbps						
Note 4:	Chanr	nels 0 t	o 127 a	are use	d whe	n serial strear	n is at	t 8.19	2 Mbp	s.					
Note 5:	Chanr	nels 0 t	o 255 a	are use	d whe	n serial strear	n is at	t 16.3	84 Mb	ops.					

Table 68 - Address Map for Memory Locations (A13 = 1)

24.2 Connection Memory Low (CM_L) Bit Assignment

When the CMM bit (bit 0) in the connection memory low is zero, the per-channel transmission is set to the normal channel-switching. The connection memory low bit assignment for the channel transmission mode is shown in Table 69 on page 102.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UA EN	V/C	SSA 4	SSA 3	SSA 2	SSA 1	SSA 0	SCA 7	SCA 6	SCA 5	SCA 4	SCA 3	SCA 2	SCA 1	SCA 0	CMM =0
Bit	N	ame						[Descri	ption					
15	U	AEN	Wh tior Wh	nvers nen thi n mem nen thi mory l	s bit is ory hi s bit is	s low, i gh will s high,	norma be igi switcl	l switc าored. า with	h with μ-law/	out µ-l A-law	aw/A- conve				onnec- tion
14	Ň	V/C	Wh sta Wh var	Variable/Constant Delay Control. When this bit is low, the output data for this channel will be taken from con- stant delay memory. When this bit is set to high, the output data for this channel will be taken from variable delay memory. Note that VAREN must be set in Control Register first.											
13 - 9	SS	A4 - 0		Source Stream Address. The binary value of these 5 bits represents the input stream number.											
8 - 1	SC	A7 - 0	Source Channel Address. The binary value of these 8 bits represents the input channel number.												
0	CM	IM = 0	 Connection Memory Mode = 0. If this is low, the connection memory is in the normal switching mode. Bit13 - 1 are the source stream number and channel number. 												
Note: For	prope	er μ-lav	v/A-law	conve	rsion, t	he CM_	_H bits	should	be set	before	Bit 15 (UAEN	oit) is s	et to hi	gh.

Table 69 - Connection Memory Low (CM_L) Bit Assignment when CMM = 0

When CMM is one, the device is programmed to perform one of the special per-channel transmission modes. Bits PCC0 and PCC1 from connection memory are used to select the per-channel tristate, message or BER test mode as shown in Table 70 on page 103.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UA EN	0	0	0	0	MSG 7	MSG 6	MSG 5	MSG 4	MSG 3	MSG 2	MSG 1	MSG 0	PCC 1	PCC 0	CMM =1
Bit		Nam	e						De	scripti	on				
15		UAE	N	Wh tior Wh	nen this n mem nen this	s bit is ory hig s bit is	low, m h will l high, r	be igno	e mode red. je mod	e has n le has	ιο μ-lav μ-law//	ẁ/A-lav A-law œ	v conv	ersion.	nly) Connec- nd con-
14 - 11	ι	Jnus	ed	Re	served	i. In no	ormal f	unctior	nal moo	de, the	se bits	MUST	be se	t to zei	о.
10 - 3	Μ	ISG7	- 0		Message Data Bits: 8-bit data for the message mode. Not used in the per-channel tristate and BER test modes.										
2 - 1	P	CC1	- 0		Per-Channel Control Bits: These two bits control the corresponding entry's value on the STio stream.										
						P	CC1	PCC0		Chann	el Outp	ut Mode	е		
							0	0		Per Cl	hannel	Tristate	1		
							0	1		Me	ssage N	Node			
					1 0 BER Test Mode										
							1	1		F	Reserve	ed			
0	С	MM	= 1	Connection Memory Mode = 1. If this is high, the connection memory is in the per-channel control mode which is per-channel tristate, per-channel message mode or per-channel BER mode.											
Note: For	prop	er μ-I	law/A-	law c	onversi	on, the	CM_H t	oits shou	Id be se	et befor	e Bit 15	(UAEN	bit) is s	et to hig	h.

Table 70 - Connection Memory Low (CM_L) Bit Assignment when CMM = 1

24.3 Connection Memory High (CM_H) Bit Assignment

Connection memory high provides the detailed information required for μ -law and A-law conversion. ICL and OCL bits describe the Input Coding Law and the Output Coding Law, respectively. They are used to select the expected PCM coding laws for the connection, on the TDM inputs, and on the TDM outputs. The V/D bit is used to select the class of coding law. If the V/D bit is cleared (to select a voice connection), the ICL and OCL bits select between A-law and μ -law specifications related to G.711 voice coding. If the V/D bit is select a data connection), the ICL and OCL bits select between various bit inverting protocols. These coding laws are illustrated in the following table. If the ICL is different than the OCL, all data bytes passing through the switch on that particular connection are translated between the indicated laws. If the ICL and the OCL are the same, no coding law translation is performed. The ICL, the OCL bits and V/D bit only have an effect on PCM code translations for constant delay connections, variable delay connections and per-channel message mode.

0 0 0 Reserved. In Voice/Data C When this bit When this bit Input Coding	n normal Control. t is low, t is high, g Law. ICL1-0 00 01 10	I functiona the corres , the corres For Voice CCITT. CCITT.	sponding esponding Input ($\overline{(V/D \text{ bit } = 0)}$ ITU A-law ITU µ-law	hese bits channel i channel	1 MUST be s s for voice.		OCL 0				
Voice/Data C When this bit When this bit Input Coding	Control. t is low, t is high, g Law. ICL1-0 00 01 10	the corres , the corres For Voice CCITT. CCITT.	al mode, t sponding esponding $(\overline{V}/D \text{ bit } = 0)$ ITU A-law ITU µ-law	hese bits channel i channel	s for voice. is for data. Data (V/D bit = 1) No code).				
Voice/Data C When this bit When this bit Input Coding	Control. t is low, t is high, g Law. ICL1-0 00 01 10	the corres , the corres For Voice CCITT. CCITT.	sponding esponding Input ($\overline{(V/D \text{ bit } = 0)}$ ITU A-law ITU µ-law	channel i channel	s for voice. is for data. Data (V/D bit = 1) No code						
When this bit When this bit Input Coding	t is low, t is high, g Law. ICL1-0 00 01 10	the corres , the corres For Voice CCITT. CCITT.	Input ($\overline{(V/D \ bit = 0)}$ ITU A-law	Coding Law	is for data.)					
	ICL1-0 - 00 01 10	CCITT. CCITT.	(V/D bit = 0) ITU A-law ITU μ-law	-	No code)					
	00 01 10	CCITT. CCITT.	(V/D bit = 0) ITU A-law ITU μ-law	-	No code)					
	00 01 10	CCITT. CCITT.	ITU A-law ITU μ-law	For [No code)					
	01 10	CCITT.	.ITU μ-law								
	10		•		ABI						
	-	A-law									
			w/o ABI		Inverted ABI						
	11		o Magnitude ersion	A	I Bits Inverted						
Output Codi	ing Law	Ι.									
			Output	Coding Law							
C	OCL1-0	For Voice	$(\overline{V}/D \text{ bit} = 0)$	For [Data (V/D bit = 1))					
	00	CCITT.	ITU A-law		No code						
	01	CCITT.	.ITU μ-law		ABI						
	10	A-law	w/o ABI		Inverted ABI						
	11			A	l Bits Inverted						
μ	•	01 10 11	00 ССІТТ. 01 ССІТТ 10 А-law 11 µ-law w/c Inv	01 CCITT.ITU μ-law ABI 10 A-law w/o ABI Inverted ABI							

Table 71 - Connection Memory High (CM_H) Bit Assignment

25.0 Applications

This section contains application-specific details for clock and crystal operation and power supply decoupling.

25.1 OSCi Master Clock Requirement

The device requires a 20 MHz master clock source at the OSCi pin when operating in Master mode or in Divided Slave with OSC mode. The clock source may be either an external clock oscillator connected to the OSCi pin, or an external crystal connected between the OSCi and OSCo pins. If an external clock source is present, OSC_EN must be tied high.

Note that using a crystal is only suitable for wider tolerance applications (i.e. ± 100 ppm). Stratum 4E applications (i.e. ± 32 ppm) should use a clock oscillator while Stratum 3 applications (i.e. ± 4.6 ppm) should use a temperature-compensated clock module. See Application Note ZLAN-68 for a list of Oscillators and Crystals that can be used with Zarlink PLL's and Digital Switches with embedded PLL's.

25.1.1 External Crystal Oscillator

When an external crystal oscillator is used, a complete oscillator circuit made up of a crystal, resistor and capacitors is shown in Figure 23 on page 105. XC is a buffered version of the 20 MHz input clock connected to the internal circuitry.




Figure 23 - Crystal Oscillator Circuit

The accuracy of a crystal oscillator circuit depends on the crystal tolerance as well as the load capacitance tolerance. Typically, for a 20 MHz crystal specified with a 32 pF load capacitance, each 1 pF change in load capacitance contributes approximately 9 ppm to the frequency deviation. Consequently, capacitor tolerances and stray capacitances have a major effect on the accuracy of the oscillator frequency. The trimmer capacitor shown in Figure 23 on page 105 may be used to compensate for capacitive effects.

The crystal should be a fundamental mode type - not an overtone. The fundamental mode crystal permits a simpler oscillator circuit with no additional filter components and is less likely to generate spurious responses. The crystal accuracy only affects the output clock accuracy in the freerun or the holdover mode. The crystal specification is as follows:

Frequency	20 MHz
Tolerance	As required
Oscillation Mode	Fundamental
Resonance Mode	Parallel
Load Capacitance	20 pF - 32 pF
Maximum Series Resistance	35 Ω
Approximate Drive Level	1 mW

25.1.2 External Clock Oscillator

When an external clock oscillator is used, numerous parameters must be considered. They include absolute frequency, frequency change over temperature, output rise and fall times, output levels and duty cycle.

The output clock should be connected directly (not AC coupled) to the OSCi input of the device, and the OSCo output should be left open as shown in Figure 24 on page 106. XC is a buffered version of the 20 MHz input clock connected to the internal circuitry.




Figure 24 - Clock Oscillator Circuit

For applications requiring ± 32 ppm clock accuracy, the following requirements should be met:

Frequency	20.000 MHz
Tolerance	±32 ppm
Rise and Fall Time	10 ns
Duty Cycle	40% to 60%

For applications requiring Stratum 3 compliance (\pm 4.6 ppm clock accuracy), the following temperature compensated clock oscillator module may be used.

Frequency	20.000 MHz
Tolerance	±4.6 ppm
Rise and Fall Time	10 ns
Duty Cycle	40% to 60%

26.0 DC Parameters

Absolute Maximum Ratings*

	Parameter	Symbol	Min.	Max.	Units
1	I/O Supply Voltage	V _{DD_IO}	-0.5	5.0	V
2	Core Supply Voltage	V _{DD_CORE}	-0.5	2.5	V
3	Input Voltage	V _{I_3V}	-0.5	V _{DD} + 0.5	V
4	Input Voltage (5V-tolerant inputs)	V _{I_5V}	-0.5	7.0	V
5	Continuous Current at Digital Outputs	I _o		15	mA
6	Package Power Dissipation	PD		1.5	W
7	Storage Temperature	Τ _S	- 55	+125	°C

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

$\label{eq:commended} \textbf{Recommended Operating Conditions} \textbf{-} \textit{Voltages are with respect to ground} (V_{SS}) \textit{ unless otherwise stated}.$

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units
1	Operating Temperature	T _{OP}	-40	25	+85	°C
2	Positive Supply	V _{DD_IO}	3.0	3.3	3.6	V
3	Positive Supply	V _{DD_CORE}	1.71	1.8	1.89	V
4	Input Voltage	VI	0	3.3	V _{DD_IO}	V
5	Input Voltage on 5V-Tolerant Inputs	V _{I_5V}	0	5.0	5.5	V

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

DC Electrical Characteristics^{\dagger} - Voltages are with respect to ground (V_{ss}) unless otherwise stated.

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Supply Current - V _{DD_CORE}	I _{DD_CORE}			175	mA	
2	Supply Current - V _{DD_IO}	I _{DD_IO}			75	mA	C _L = 30 pF
3	Input High Voltage	V _{IH}	2.0			V	
4	Input Low Voltage	V _{IL}			0.8	V	
5	Input Leakage (input pins) Input Leakage (bi-directional pins)	I _{IL} I _{BL}			5 5	μ Α μ Α	0≤ <v<sub>IN≤V_{DD_IO} See Note 1</v<sub>
6	Weak Pullup Current	I _{PU}		-33		μA	Input at 0V
7	Weak Pulldown Current	I _{PD}		33		μA	Input at V _{DD_IO}
8	Input Pin Capacitance	CI		3		pF	
9	Output High Voltage	V _{OH}	2.4			V	I _{OH} = 8 mA
10	Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 8 mA
11	Output High Impedance Leakage	I _{OZ}			5	μA	0 < V < V _{DD}
12	Output Pin Capacitance	C _O		5	10	pF	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

* Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage (V_{IN}).

27.0 AC Parameters

AC Electrical Characteristics[†] - Timing Parameter Measurement Voltage Levels

	Characteristics	Sym.	Level	Units	Conditions
1	CMOS Threshold	V _{CT}	0.5V _{DD_IO}	V	
2	Rise/Fall Threshold Voltage High	V _{HM}	0.7V _{DD_IO}	V	
3	Rise/Fall Threshold Voltage Low	V _{LM}	0.3V _{DD_IO}	V	

+ Characteristics are over recommended operating conditions unless otherwise stated.





Figure 25 - Timing Parameter Measurement Voltage Levels

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions ²
1	CS de-asserted time	t _{CSD}	15			ns	
2	DS de-asserted time	t _{DSD}	15			ns	
3	CS setup to DS falling	t _{CSS}	0			ns	
4	R/W setup to DS falling	t _{RWS}	10			ns	
5	Address setup to DS falling	t _{AS}	5			ns	
6	CS hold after DS rising	t _{CSH}	0			ns	
7	R/\overline{W} hold after \overline{DS} rising	t _{RWH}	0			ns	
8	Address hold after DS rising	t _{AH}	0			ns	
9	Data setup to DTA Low	t _{DS}	8			ns	C _L = 50 pF
10	Data hold after DS rising	t _{DH}	7			ns	C _L = 50 pF, R _L = 1 K (Note 1)
11	Acknowledgement delay time. From DS low to DTA low: Registers Memory	t _{AKD}			75 185	ns ns	C _L = 50 pF C _L = 50 pF
12	Acknowledgement hold time. From DS high to DTA high	t _{AKH}	4		12	ns	C _L = 50 pF, R _L = 1 K (Note 1)
13	DTA drive high to HiZ	t _{AKZ}			8	ns	
Note Note	 a 1: High impedance is measured by pu discharge C_L. 	illing to the appr ction 17.2 on pa		-	vith timing c	orrected to	

AC Electrical Characteristics[†] - Motorola Non-Multiplexed Bus Mode - Read Access





	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions ²
14	CS de-asserted time	t _{CSD}	15			ns	
15	DS de-asserted time	t _{DSD}	15			ns	
16	CS setup to DS falling	t _{CSS}	0			ns	
17	R/W setup to DS falling	t _{RWS}	10			ns	
18	Address setup to DS falling	t _{AS}	5			ns	
19	Data setup to DS falling	t _{DS}	0			ns	C _L = 50 pF
20	CS hold after DS rising	t _{CSH}	0			ns	
21	R/W hold after DS rising	t _{RWH}	0			ns	
22	Address hold after DS rising	t _{AH}	0			ns	
23	Data hold from DS rising	t _{DH}	5			ns	C _L = 50 pF, R _L = 1 K (Note 1)
24	Acknowledgement delay time. From DS low to DTA low: Registers Memory	t _{AKD}			55 150	ns ns	C _L = 50 pF C _L = 50 pF
25	Acknowledgement hold time. From DS high to DTA high	t _{AKH}	4		12	ns	C _L = 50 pF, R _L = 1 K (Note 1)
26	DTA drive high to HiZ	t _{AKZ}			8	ns	
26 Note Note	DTA drive high to HiZ 1: High impedance is measured by pu discharge C _L .	lling to the appr		_	vith timing co	orrected to	cancel tin

AC Electrical Characteristics[†] - Motorola Non-Multiplexed Bus Mode - Write Access

+ Characteristics are over recommended operating conditions unless otherwise stated.




Figure 27 - Motorola Non-Multiplexed Bus Timing - Write Access

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions ²
27	CS de-asserted time	t _{CSD}	15			ns	
28	RD setup to CS falling	t _{RS}	10			ns	
29	WR setup to CS falling	t _{WS}	10			ns	
30	Address setup to \overline{CS} falling	t _{AS}	5			ns	
31	RD hold after CS rising	t _{RH}	0			ns	
32	WR hold after CS rising	t _{WH}	0			ns	
33	Address hold after CS rising	t _{AH}	0			ns	
34	Data setup to RDY high	t _{DS}	8			ns	C _L = 50 pF
35	Data hold after CS rising	t _{DH}	7			ns	C _L = 50 pF, R _L = 1 K (Note 1)
36	Acknowledgement delay time. From CS low to RDY high: Registers Memory	t _{AKD}			175 185	ns ns	C _L = 50 pF C _L = 50 pF
37	Acknowledgement hold time. From \overline{CS} high to RDY low	t _{AKH}	4		12	ns	C _L = 50 pF, R _L = 1 K (Note 1)
38	RDY drive low to HiZ	t _{AKZ}			8	ns	
Note Note	discharge C _L .	17.2 on pag	•	L .	0		

AC Electrical Characteristics[†] - Intel Non-Multiplexed Bus Mode - Read Access

+ Characteristics are over recommended operating conditions unless otherwise stated.




Figure 28 - Intel Non-Multiplexed Bus Timing - Read Access

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions ²				
39	CS de-asserted time	t _{CSD}	15			ns					
40	WR setup to CS falling	t _{WS}	10			ns					
41	RD setup to CS falling	t _{RS}	10			ns					
42	Address setup to CS falling	t _{AS}	5			ns					
43	Data setup to CS falling	t _{DS}	0			ns	C _L = 50 pF				
44	WR hold after CS rising	t _{WH}	0			ns					
45	RD hold after CS rising	t _{RH}	0			ns					
46	Address hold after CS rising	t _{AH}	10			ns					
47	Data hold after CS rising	t _{DH}	5			ns	C _L = 50 pF, R _L = 1 K (Note 1)				
48	Acknowledgement delay time. From CS low to RDY high: Registers Memory	t _{AKD}			55 150	ns ns	C _L = 50 pF C _L = 50 pF				
49	Acknowledgement hold time. From \overline{CS} high to RDY low	t _{AKH}	4		12	ns	C _L = 50 pF, R _L = 1 K (Note 1)				
50	RDY drive low to HiZ	t _{AKZ}			8	ns					
	 Note 1: High impedance is measured by pulling to the appropriate rail with R_L, with timing corrected to cancel time taken to discharge C_L. Note 2: A delay of 500 μs to 2ms (Section 17.2 on page 49) must be applied before the first microprocessor access is performed 										
	after the RESET pin is set high.										

AC Electrical Characteristics[†] - Intel Non-Multiplexed Bus Mode - Write Access

† Characteristics are over recommended operating conditions unless otherwise stated.




Figure 29 - Intel Non-Multiplexed Bus Timing - Write Access

AC Electrical Characteristics[†] - JTAG Test Port Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	TCK Clock Period	t _{TCKP}	100			ns	
2	TCK Clock Pulse Width High	t _{тскн}	20			ns	
3	TCK Clock Pulse Width Low	t _{TCKL}	20			ns	
4	TMS Set-up Time	t _{TMSS}	10			ns	
5	TMS Hold Time	t _{TMSH}	10			ns	
6	TDi Input Set-up Time	t _{TDIS}	20			ns	
7	TDi Input Hold Time	t _{TDIH}	60			ns	
8	TDo Output Delay	t _{TDOD}			30	ns	C _L = 30 pF
9	TRST pulse width	t _{TRSTW}	200			ns	

† Characteristics are over recommended operating conditions unless otherwise stated.




Figure 30 - JTAG Test Port Timing Diagram

AC Electrical Characteristics[†] - OSCi 20 MHz Input Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes [‡]
1	Input frequency accuracy		-4.6		4.6	ppm	1
2	Duty cycle		40		60	%	
3	Input rise or fall time	t _{IR,} t _{IF}			3	ns	17

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ See "Performance Characteristics Notes" on page 133.

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t _{FPIW}	40	61	115	ns	
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	20			ns	
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	20			ns	
4	CKi Input Clock Period	t _{CKIP}	55	61	67	ns	
5	CKi Input Clock High Time	t _{скін}	27		34	ns	
6	CKi Input Clock Low Time	t _{CKIL}	27		34	ns	
7	CKi Input Clock Rise/Fall Time	t _r CKi, t _f CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t _{CVC}	0		20	ns	

AC Electrical Characteristics[†] - FPi and CKi Timing when CKIN1-0 bits = 00 (16.384 MHz)

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - FPi and CKi Timing when CKIN1-0 bits = 01 (8.192 MHz)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t _{FPIW}	90	122	220	ns	
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	45			ns	
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	45			ns	
4	CKi Input Clock Period	t _{CKIP}	110	122	135	ns	
5	CKi Input Clock High Time	t _{CKIH}	55		69	ns	
6	CKi Input Clock Low Time	t _{CKIL}	55		69	ns	
7	CKi Input Clock Rise/Fall Time	t _r CKi, t _f CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t _{CVC}	0		20	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - FPi and CKi Timing when CKIN1-0 bits = 10 (4.096 MHz)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t _{FPIW}	90	244	420	ns	
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	110			ns	
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	110			ns	
4	CKi Input Clock Period	t _{CKIP}	220	244	270	ns	
5	CKi Input Clock High Time	t _{CKIH}	110		135	ns	
6	CKi Input Clock Low Time	t _{CKIL}	110		135	ns	
7	CKi Input Clock Rise/Fall Time	t _r CKi, t _f CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t _{CVC}	0		20	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.




Figure 31 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS)




Figure 32 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)

AC Electrical Characteristics[†] - ST-BUS/GCI-Bus Input Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	STi Setup Time						
	2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t _{SIS2} t _{SIS4} t _{SIS8} t _{SIS16}	5 5 8			ns ns ns ns	
2	STi Hold Time						
	2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t _{SIH2} t _{SIH4} t _{SIH8} t _{SIH16}	8 8 8 8			ns ns ns ns	




Figure 33 - ST-BUS Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps




Figure 34 - ST-BUS Input Timing Diagram when Operated at 16 Mbps




Figure 35 - GCI-Bus Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps




Figure 36 - GCI-Bus Input Timing Diagram when Operated at 16 Mbps

AC Electrical Characteristics[†] - ST-BUS/GCI-Bus Master Mode Output Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	STio Delay - Active to Active						C _L = 30 pF
	at 2.048 Mbps at 4.096 Mbps at 8.192 Mbps at 16.384 Mbps	t _{SOD2} t _{SOD4} t _{SOD8} t _{SOD16}	1 1 1 1		8 8 8	ns ns ns ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - ST-BUS/GCI-Bus Multiplied Slave Mode Output Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	STio Delay - Active to Active						C _L = 30 pF
	at 2.048 Mbps at 4.096 Mbps at 8.192 Mbps at 16.384 Mbps	t _{SOD2} t _{SOD4} t _{SOD8} t _{SOD16}	0 0 0		6 6 6 6	ns ns ns ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - ST-BUS/GCI-Bus Divided Slave Mode Output Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	STio Delay - Active to Active						C _L = 30 pF
	at 2.048 Mbps at 4.096 Mbps at 8.192 Mbps at 16.384 Mbps	t _{SOD2} t _{SOD4} t _{SOD8} t _{SOD16}	-6 -6 -6		0 0 0	ns ns ns ns	

Data Sheet




Figure 37 - ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps




Figure 38 - GCI-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps

AC Electrical Characteristics[†] - ST-BUS/GCI-Bus Output Tristate Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions [*]
1	STio Delay - Active to High-Z	t _{DZ}	-2		8	ns	Master Mode
			-3		7	ns	Multiplied Slave Mode
			-8		0	ns	Divided Slave Mode
2	STio Delay - High-Z to Active	t _{ZD}	-2		8	ns	Master Mode
			-3		7	ns	Multiplied Slave Mode
			-8		0	ns	Divided Slave Mode
3	Output Drive Enable (ODE) Delay - High-Z to Active	t _{ZD_ODE}			77	ns	Master or Multiplied Slave Mode
	CKi @ 4.096 MHz				260	ns	Divided Slave Mode
	CKi @ 8.192 MHz				138	ns	
	CKi @ 16.384 MHz				77	ns	
4	Output Drive Enable (ODE) Delay	t _{DZ_ODE}					Master or
	- Active to High-Z				77	ns	Multiplied Slave Mode
						ns	
	CKi @ 4.096 MHz				260	ns	Divided Slave Mode
	CKi @ 8.192 MHz				138		
	CKi @ 16.384 MHz				77		

† Characteristics are over recommended operating conditions unless otherwise stated.

* Test condition is $R_L = 1 \text{ k}$, $C_L = 30 \text{ pF}$; high impedance is measured by pulling to the appropriate rail with R_L , with timing corrected to cancel the time taken to discharge C_L .




Figure 39 - Serial Output and External Control




Figure 40 - Output Drive Enable (ODE)

101

AC Electrical Characteristics[†] - Slave Mode Input/Output Frame Boundary Alignment

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	Input and Output Frame Offset in Divided Slave with CKi mode	^t FBOS	5		13	ns	
2	Input and Output Frame Offset in Multiplied Slave	^t FBOS	2		10	ns	Input reference jitter is equal to zero.




Figure 41 - Input and Output Frame Boundary Offset




Figure 42 - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing Diagram

AC Electrical Characteristics [†] - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing (Master Mode, Divided Slave Mode, or
Multiplied Slave Mode with less than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo0 Output Pulse Width	t _{FPW0}	239	244	249	ns	
2	FPo0 Output Delay from the FPo0 falling edge to the output frame boundary	t _{FODF0}	117		127	ns	C _L = 30 pF
3	FPo0 Output Delay from the output frame boundary to the FPo0 rising edge	t _{FODR0}	117		127	ns	
4	CKo0 Output Clock Period	t _{CKP0}	239	244	249	ns	
5	CKo0 Output High Time	t _{СКН0}	117		127	ns	C _L = 30 pF
6	CKo0 Output Low Time	t _{CKL0}	117		127	ns	
7	CKo0 Output Rise/Fall Time	t _{rCK0} , t _{fCK0}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics [†] - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing (Multiplied Slave Mode with more than
10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo0 Output Pulse Width	t _{FPW0}	218	244	270	ns	
2	FPo0 Output Delay from the FPo0 falling edge to the output frame boundary	t _{FODF0}	117		127	ns	C _L = 30 pF
3	FPo0 Output Delay from the output frame boundary to the FPo0 rising edge	t _{FODR0}	97		146	ns	
4	CKo0 Output Clock Period	t _{CKP0}	218	244	270	ns	
5	CKo0 Output High Time	t _{СКН0}	117		127	ns	C _L = 30 pF
6	CKo0 Output Low Time	t _{CKL0}	97		146	ns	
7	CKo0 Output Rise/Fall Time	t _{rCK0} , t _{fCK0}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.




Figure 43 - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing Diagram

AC Electrical Characteristics [†] - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing (Master Mode, Divided Slave Mode, or
Multiplied Slave Mode with less than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo1 Output Pulse Width	t _{FPW1}	117	122	127	ns	
2	FPo1 Output Delay from the FPo1 falling edge to the output frame boundary	t _{FODF1}	56		66	ns	C _L = 30 pF
3	FPo1 Output Delay from the output frame boundary to the FPo1 rising edge	t _{FODR1}	56		66	ns	
4	CKo1 Output Clock Period	t _{CKP1}	117	122	127	ns	
5	CKo1 Output High Time	t _{CKH1}	56		66	ns	C _L = 30 pF
6	CKo1 Output Low Time	t _{CKL1}	56		66	ns	
7	CKo1 Output Rise/Fall Time	t _{rCK1} , t _{fCK1}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics [†] - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing (Multiplied Slave Mode with more than
10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo1 Output Pulse Width	t _{FPW1}	106	122	127	ns	
2	FPo1 Output Delay from the FPo1 falling edge to the output frame boundary	t _{FODF1}	56		66	ns	C _L = 30 pF
3	FPo1 Output Delay from the output frame boundary to the FPo1 rising edge	t _{FODR1}	46		66	ns	
4	CKo1 Output Clock Period	t _{CKP1}	106	122	148	ns	
5	CKo1 Output High Time	t _{СКН1}	46		87	ns	C _L = 30 pF
6	CKo1 Output Low Time	t _{CKL1}	46		87	ns	
7	CKo1 Output Rise/Fall Time	t _{rCK1} , t _{fCK1}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.




Figure 44 - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing Diagram

AC Electrical Characteristics[†] - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo2 Output Pulse Width	t _{FPW2}	56	61	66	ns	
2	FPo2 Output Delay from the FPo2 falling edge to the output frame boundary	t _{FODF2}	25		36	ns	C _L = 30 pF
3	FPo2 Output Delay from the output frame boundary to the FPo2 rising edge	t _{FODR2}	25		36	ns	
4	CKo2 Output Clock Period	t _{CKP2}	56	61	66	ns	
5	CKo2 Output High Time	t _{CKH2}	25		36	ns	C _L = 30 pF
6	CKo2 Output Low Time	t _{CKL2}	25		36	ns	
7	CKo2 Output Rise/Fall Time	t _{rCK2} , t _{fCK2}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics [†] - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing (Multiplied Slave Mode with more than	1
10 ns of jitter on CKi)	

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo2 Output Pulse Width	t _{FPW2}	56	61	66	ns	
2	FPo2 Output Delay from the FPo2 falling edge to the output frame boundary	t _{FODF2}	25		36	ns	C _L = 30 pF
3	FPo2 Output Delay from the output frame boundary to the FPo2 rising edge	t _{FODR2}	25		36	ns	
4	CKo2 Output Clock Period	t _{CKP2}	47	61	76	ns	
5	CKo2 Output High Time	t _{СКН2}	17		43	ns	C _L = 30 pF
6	CKo2 Output Low Time	t _{CKL2}	17		43	ns	
7	CKo2 Output Rise/Fall Time	t _{rCK2} , t _{fCK2}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.




Figure 45 - FPo3 and CKo3 (32.768 MHz) Timing Diagram

AC Electrical Characteristics[†] - FPo3 and CKo3 (32.768 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo3 Output Pulse Width	t _{FPW3}	27	30.5	34	ns	
2	FPo3 Output Delay from the FPo3 falling edge to the output frame boundary	t _{FODF3}	10		18	ns	C _L = 30 pF
3	FPo3 Output Delay from the output frame boundary to the FPo3 rising edge	t _{FODR3}	12		21	ns	
4	CKo3 Output Clock Period	t _{CKP3}	27	30.5	34	ns	
5	CKo3 Output High Time	t _{СКНЗ}	12		19	ns	C _L = 30 pF
6	CKo3 Output Low Time	t _{CKL3}	12		19	ns	
7	CKo3 Output Rise/Fall Time	t _{rCK3} , t _{fCK3}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - FPo3 and CKo3 (32.768 MHz) Timing (Multiplied Slave Mode with more than 10 ns of jitter on CKi

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo3 Output Pulse Width	t _{FPW3}	27	30.5	34	ns	
2	FPo3 Output Delay from the FPo3 falling edge to the output frame boundary	t _{FODF3}	12		19	ns	C _L = 30 pF
3	FPo3 Output Delay from the output frame boundary to the FPo3 rising edge	t _{FODR3}	12		19	ns	
4	CKo3 Output Clock Period	t _{CKP3}	17	30.5	44	ns	
5	CKo3 Output High Time	t _{СКНЗ}	5		29	ns	C _L = 30 pF
6	CKo3 Output Low Time	t _{CKL3}	12		18	ns	
7	CKo3 Output Rise/Fall Time	t _{rCK3} , t _{fCK3}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.




Figure 46 - FPo4 and CKo4 Timing Diagram (1.544/2.048 MHz)

AC Electrical Characteristics[†] - CKo4 (1.544 MHz) Timing (Only when DPLL is active)

					-		
	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	CKo4 Output Clock Period	t _{CKP4}	645		650	ns	
2	CKo4 Output High Time	t _{CKH4}	320		327	ns	C _L = 30 pF
3	CKo4 Output Low Time	t _{CKL4}	320		327	ns	
4	CKo4 Output Rise/Fall Time	t _{rCK4} , t _{fCK4}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - CKo4 (2.048 MHz) Timing (Only when DPLL is active)

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	CKo4 Output Clock Period	t _{CKP4}	485		492	ns	
2	CKo4 Output High Time	t _{CKH4}	241		247	ns	C _L =30 pF
3	CKo4 Output Low Time	t _{CKL4}	241		247	ns	
4	CKo4 Output Rise/Fall Time	t _{rCK4} , t _{fCK4}			5	ns	




Figure 47 - CKo5 Timing Diagram

					-		
	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	FPo5 Output Pulse Width	t _{FPW5}	49		55	ns	
2	FPo5 Output Delay from the FPo5 falling edge to the output frame boundary	t _{FODF5}	22		28	ns	C _L = 30 pF
3	FPo5 Output Delay from the output frame boundary to the FPo5 rising edge	t _{FODR5}	21		32	ns	
4	CKo5 Output Clock Period	t _{CKP5}	50		53	ns	
5	CKo5 Output High Time	t _{CKH5}	23		27	ns	
6	CKo5 Output Low Time	t _{CKL5}	24		28	ns	
7	CKo5 Output Rise/Fall Time	t _{rCK5} , t _{fCK5}			5	ns	

AC Electrical Characteristics[†] - REF0-3 Reference Input to CKo Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes‡
1	Minimum input pulse width high or low	t _{RPMIN}	16		ns	1,2,3,16
2	Input rise or fall time	$t_{IR,(or} t_{IF)}$		5	ns	
3	Input to CKo0 output delay (no input jitter) with reference	t _{RD}			ns	
	8k, 2M, 4M, 8M and 16 MHz		-7	0		
	1.544 MHz		6	15		
	19.44 MHz		-10	-2		

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ See "Performance Characteristics Notes" on page 133




Figure 48 - REF0 - 3 Reference Input/Output Timing

AC Electrical Characteristics[†] - Master Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes‡
1	CKo0 to CKo1 (8.192 MHz) delay	t _{C1D}	-1	2	ns	1-5,16
2	CKo0 to CKo2 (16.384 MHz) delay	t _{C2D}	-1	3	ns	
3	CKo0 to CKo3 (32.768 MHz/16.384 MHz/8.192 MHz/4.096 MHz) delay	t _{C3D}	-4	0	ns	
4	CKo0 to CKo4 delay 2.048 MHz 1.544 MHz	t _{C4D}	-2 -12	3 7	ns	
5	CKo0 to CKo5 (19.44 MHz) delay	t _{C5D}	6	12	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ See "Performance Characteristics Notes" on page 133

AC Electrical Characteristics[†] - Divided Slave Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes‡
1	CKo0 to CKo1 (8.192 MHz) delay	t _{C1D}	-1	2	ns	1-5,16
2	CKo0 to CKo2 (16.384 MHz) delay	t _{C2D}	-1	3	ns	
3	CKo0 to CKo3 (32.768 MHz/16.384 MHz/8.192 MHz/4.096 MHz) delay	t _{C3D}	-2	2	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ See "Performance Characteristics Notes" on page 133

AC Electrical Characteristics[†] - Multiplied Slave Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes‡
1	CKo0 to CKo1 (8.192 MHz) delay	t _{C1D}	-1	2	ns	1-5,16
2	CKo0 to CKo2 (16.384 MHz) delay	t _{C2D}	-1	3	ns	
3	CKo0 to CKo3 (32.768 MHz/16.384 MHz/8.192 MHz/4.096 MHz) delay	t _{C3D}	-1	3	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ See "Performance Characteristics Notes" on page 133




Figure 49 - Output Timing (ST-BUS Format)

DPLL Performance Characteristics[†] - Accuracy & Switching

	Characteristics	Min.	Max.	Units	Conditions/Notes‡				
1	Freerun Mode accuracy	-0.003	0	ppm	1,5,7				
2	Initial Holdover Frequency Stability	-0.03	0.03	ppm	1,4,8				
3	Pull-in/Hold-in range (Stratum 3)	-20	20	ppm	1,3,7,9				
4	Reference Far Hysteresis Limit (Stratum 3)	-11.4	11.4	ppm	1,3,7,9,15				
5	Reference Near Hysteresis Limit (Stratum 3)	-9.8	9.8	ppm					
6	Output phase continuity for reference switch ¹		31	ns	14				
7	Normal output phase alignment speed (phase slope)		56	μs/s	10				
8	Normal Phase lock time ²		60	S	1,3,7,9,10,12				
9	Fast phase lock time		1	S	1,3,7,9,10,11,12				

1. Reference switching to normal, holdover, or freerun mode

2. -4.6 to +4.6 ppm locking

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ See "Performance Characteristics Notes" on page 133

DPLL Performance Characteristics[†] - Output Jitter Generation (Unfiltered except for CKo5)

	Characteristics	Typ.‡	Units	Conditions/Notes*
1	Jitter at CKo0 and CKo3 (4.096 MHz)	810	ps-pp	1-6,16
2	Jitter at CKo1 and CKo3 (8.192 MHz)	800	ps-pp	
3	Jitter at CKo2 and CKo3 (16.384 MHz)	710	ps-pp	
4	Jitter at CKo3 (4.096, 8.192, 16.384, or 32.768 MHz)	670	ps-pp	
5	Jitter at CKo4 (1.544 MHz or 2.048 MHz) 1.544 MHz 2.048 MHz	1060 630	ps-pp ps-pp	
6	Jitter at CKo5 (19.44 MHz) unfiltered jitter 500 Hz - 1.3 MHz jitter 65 kHz - 1.3 MHz jitter 12 kHz - 1.3 MHz jitter	770 540 460 510	ps-pp ps-pp ps-pp ps-pp	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

* See "Performance Characteristics Notes" on page 133.

Performance Characteristics Notes

† Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, V_{DD_CORE} at 1.8 V and V_{DD_IO} at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

1. Jitter on master clock input (XIN) is 100 ps pp or less.

2. Jitter on reference input (REF0-3) is 2 ns pp or less.

3. Normal Mode selected.

4. Holdover Mode selected.

5. Freerun Mode selected.

6. Jitter is measured without an output filter.

7. Accuracy of master clock input (XIN) is 0 ppm.

8. Accuracy of master clock input (XIN) is 100 ppm.

9. Capture range is programmed to +/-20 ppm; inaccuracy of XIN shifts this range.

10. Phase alignment speed (phase slope) is programmed to 7 ns/125 $\mu s.$

11. Fast lock is enabled.


12. Low pass filter is programmed to 1.9 Hz.

13. Applies to all programmable low pass filter selections of 1.9 Hz and above.

14. Any input reference switch or state switch (e.g.; REF0 to REF3, Normal to Holdover, etc.).

15. Multi-period near limits and far limits are programmed to 9.913 ppm & 11.287 ppm respectively.

16. 30 pF load on output pin.



APPRD.	DATE	ACN	ISSUE	© Zarlink \$		5,5,4 Din q Z				-	7																
1 	27Mar 0.3	214172	<u>ــ</u>	Semiconductor :	ntrolling D is defined	ckage top	dimension nensions [INDEX CORNER			-1	e	-											
	<u> </u>	214382	2	Zarlink Semiconductor 2003 All rights reserved.	Controlling Dimensions are in A1 is defined as the distance	"N" is the total number of te Package top dimensions are s Dimension b does not include	ning and t 11 and E1			PIZ		$\overline{}$					_					_ 				1	
			۶	eserved.		"N" is the total number of terminals Package top dimensions are smaller Dimension b does not include Damba	All dimensioning and tolerancing conform Dimensions D1 and E1 do not include mc																				
			4		Millimeter from the seating plane	"N" is the total number of terminals Package top dimensions are smaller than bottom dimensions and top of package will not overhang bottom of package Dimension b does not include Dambar protrusion.	inno			υ Γ															_	D1	ς
		Ø			eating plan	bottom di trusion.	to ANSI Y14.5–1982 Id protrusion – allow																				
	V	Ŋ,)		đ	imensions	0n – allav										+		_			-					
	SEMICO	ZARL			the lowest pa	and top	- allowable mold						-														
	SEMICONDUCTOR				point of the	of packag				G	-						LL.										
	x		Prev		package body	e will not	on is 0.254			Gage <u>Plane</u> (0.25)mm							1	ł		ţ							
	G	\sum	ious pach		body	overhanç	54 mm o				F	J				-	 						l				
		0	Previous package codes			g bottom	protrusion is 0.254 mm on D1 and E1 dimensions.		·	₽ 	- 「	_ -	-		 □ □ 0.1]	↑ A	-A2		Ă					10		
			S			of packa	E1 dimensions.	5 5															0°-7°				
	2,0		Pa	Pac	-	ģe	nsions.			Conforms	NOTE	Z		z	n	ۍ م			קו	D	A2	A1	>	Symbol	0		
G	2.0mm H	_QFP (28	Package	Package Code			ď	5		ťo					0.09 (0.40 BSC 0.13 0.2	0.45 (30.00 BSC	28.00 BSC	30.00 BSC		0.05	MIN	illime	Control Dimensions		
	- ootpr	× .× .2	Outline	ode						JEDEC MS-026	SQUARE	64	64	356 7 11 10		SC 0.23	0.75		SC	SC	1.45	0.15	MAX	etres	ensions		
GPD00837	Int	28 x 28 x 1.4mm)	he for	\bigcirc						-026 BJC				190 UL ES	0.003	0.016	0.018	1.18	1.10	1,181	0.053	0.002	MIN		Altern, I		
\neg		4mm)	256 1							lss. D					0.008	6 BSC 0.009	0.029	1.181 BSC	1.102 BSC	BSC		0.006	MAX	inches	Altern, Dimensions		
			lead									1				- 1				•				•			



For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been supersede. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitabile for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE