

[查询Z08030供应商](#)

[捷多邦, 专业PCB打样工厂, 24小时加急出货](#)



Z08030/8530

Serial Communications Controller

Customer Procurement Specification

PS011301-0601





This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact:

ZiLOG Worldwide Headquarters

910 E. Hamilton Avenue
Campbell, CA 95008
Telephone: 408.558.8500
Fax: 408.558.8300
www.ZiLOG.com

Windows is a registered trademark of Microsoft Corporation.

Document Disclaimer

©2001 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Devices sold by ZiLOG, Inc. are covered by warranty and limitation of liability provisions appearing in the ZiLOG, Inc. Terms and Conditions of Sale. ZiLOG, Inc. makes no warranty of merchantability or fitness for any purpose Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

Zilog

200030/8930 Customer
Preliminary Spec (CPS)

Absolute Maximum Ratings
 Voltages on all pins with respect to GND: -0.3V to +7.0V
 Operating Ambient Temperature -65°C to +150°C
 Storage Temperature -65°C to +150°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Symbol | Parameter | Min | Max | Unit | Condition |
|----------|-------------------------|-------------------|------------------|---------|-----------|
| V_{IH} | Input High Voltage | 2.0 ^a | $V_{CC} + 0.3^c$ | V | |
| V_{IL} | Input Low Voltage | -0.3 ^c | 0.8 ^b | V | |
| V_{OH} | Output High Voltage | 2.4 ^a | V | V | |
| V_{OL} | Output Low Voltage | 0.4 ^b | V | V | |
| I_L | Input Leakage | $\pm 10.0^a$ | μA | μA | |
| I_{OL} | Output Leakage | $\pm 10.0^a$ | μA | μA | |
| I_{CC} | V_{CC} Supply Current | 250 | mA | mA | |

^a Tested
^b Guaranteed by Design
^c Guaranteed by Characterization

Standard Test Conditions
 The DC characteristics and capacitance section below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.
 Standard conditions are as follows:

- $V_{CC} = 5V \pm 5\%$, unless otherwise specified, over specified temperature range.
- $I_A = 0V$
- I_A as specified in Ordering Information
- All ac parameters assume a load capacitance of 50 pF max.



Open-Drain Test Load

Standard Test Load

200030 is a registered trademark of Zilog, Inc. © 1989 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog. The information contained herein is subject to change without notice. Zilog assumes no responsibility for the use of any circuitry other than circuitry embodied in a Zilog product. No other circuit patent licenses are implied. All specifications (parameters) are subject to change without notice. The applicable Zilog test documentation will specify which parameters are tested.
 Zilog, Inc., 210 MacLennan Ave., Campbell, CA 95008-6609
 Telephone (408) 376-8000

90-2037-02

General Description


The SCC Serial Communications Controller is a dual-channel, multi-protocol data communications peripheral designed for use with conventional non-multiplexed buses and the Zilog Z-BUS. The SCC functions as a serial-to-parallel-to-serial converter/controller. The SCC can be software-configured to satisfy a wide variety of serial communications applications. The device contains a variety of new, sophisticated internal functions including on-chip baud rate generators, Digital Phase-Locked Loops, and crystal oscillators that dramatically reduce the need for external logic.

The SCC handles asynchronous formats, Synchronous byte-oriented protocols such as IBM Busic, and Synchronous bit-oriented protocols such as HDLC and IBM SDLC. This versatile device supports virtually any serial data transfer application (cassette, daisyette, tape drives, etc.).

The device can generate and check CRC codes in any Synchronous mode and can be programmed to check data integrity in various modes. The SCC also has facilities for modem controls in both channels. In applications where these controls are not needed, the modem controls can be used for general-purpose I/O.


The daisy-chain interrupt hierarchy is also supported—as is standard for Zilog peripheral components.

Maximum data rate:
 1/4 PCLOCK using external phase lock loop.
 Minimum data rate:
 50 baud for any PCLOCK period.



Chip Carrier Pin Assignments, 28030

Chip Carrier Pin Assignments, 28530



DIP Pin Assignments, 28030

DIP Pin Assignments, 28530

Z8030 AC CHARACTERISTICS

Z8030 AC CHARACTERISTICS (Continued)

| Number | Symbol | Parameter | 4 MHz | | 8 MHz | | 8 MHz | | Notes ¹ |
|--------|----------------------|------------------------------------|-------------------------------|-------------------------------|-------------------------------|-----|-------|-----|--------------------|
| | | | Min | Max | Min | Max | Min | Max | |
| 1 | T _{WAS} | AS Low Width | 70 ^a | 50 ^a | 35 ^a | | | | |
| 2 | T _{ODS(AS)} | DS ↓ to AS ↓ Delay | 50 ^c | 25 ^c | 15 ^c | | | | |
| 3 | T _{CSQ(AS)} | CS ₀ to AS ↑ Setup Time | 0 ^a | 0 ^a | 0 ^a | | | 1 | |
| 4 | T _{CSO(AS)} | CS ₀ to AS ↑ Hold Time | 60 ^a | 40 ^a | 30 ^a | | | 1 | |
| 5 | T _{CS1(DS)} | CS ₁ to DS ↓ Setup Time | 100 ^a | 80 ^a | 65 ^a | | | 1 | |
| 6 | T _{CS1(DS)} | CS ₁ to DS ↓ Hold Time | 55 ^c | 40 ^c | 30 ^c | | | 1 | |
| 7 | T _{W(AS)} | RTACK to AS ↑ Setup Time | 10 ^c | 10 ^c | 10 ^c | | | | |
| 8 | T _{W(AS)} | RTACK to AS ↑ Hold Time | 250 ^a | 200 ^a | 150 ^a | | | | |
| 9 | T _{RR(WDS)} | R/W (Read) to DS ↓ Setup Time | 100 ^a | 80 ^a | 65 ^a | | | | |
| 10 | T _{RR(WDS)} | R/W to DS ↑ Hold Time | 55 ^a | 40 ^a | 35 ^a | | | | |
| 11 | T _{RR(WDS)} | R/W (Write) to DS ↓ Setup Time | 0 ^c | 0 ^c | 0 ^c | | | | |
| 12 | T _{AS(DS)} | AS ↑ to DS ↓ Delay | 60 ^c | 40 ^c | 30 ^c | | | | |
| 13 | T _{W(DS)} | DS Low Width | 2-10 ^a | 200 ^a | 150 ^a | | | | |
| 14 | T _{RC} | Valid Access Recovery Time | 4T _{CP} ^a | 4T _{CP} ^a | 4T _{CP} ^a | | | 2 | |
| 15 | T _{W(AS)} | Address to AS ↑ Setup Time | 30 ^a | 10 ^a | 10 ^a | | | 1 | |
| 16 | T _{W(AS)} | Address to AS ↑ Hold Time | 50 ^a | 30 ^a | 25 ^a | | | 1 | |
| 17 | T _{W(DS)} | Write Data to DS ↓ Setup Time | 30 ^a | 20 ^a | 15 ^a | | | | |
| 18 | T _{W(DS)} | Write Data to DS ↑ Hold Time | 30 ^a | 20 ^a | 20 ^a | | | | |
| 19 | T _{DS(DA)} | DS ↓ to Data Active Delay | 0 ^c | 0 ^c | 0 ^c | | | | |
| 20 | T _{DS(DR)} | DS ↑ to Read Data Not Valid Delay | 0 ^a | 0 ^a | 0 ^a | | | | |
| 21 | T _{DS(DR)} | DS ↓ to Read Data Valid Delay | 250 ^a | 180 ^a | 140 ^a | | | | |
| 22 | T _{AS(DR)} | AS ↑ to Read Data Valid Delay | 520 ^a | 300 ^a | 250 ^a | | | | |


- NOTES:
- Parameter does not apply to Interrupt Acknowledge transactions.
 - Parameter applies only between transactions involving the SCC.
 - Timings are preliminary and subject to change.
 - Units in nanoseconds (ns).
 - Tested
 - Guaranteed by Design
 - Guaranteed by Characterization

| Number | Symbol | Parameter | 4 MHz | | 8 MHz | | 8 MHz | | Notes ¹ |
|--------|----------------------|---|-------------------------------|-------------------------------|-------------------------------|-----|-------|-------------------------------|-------------------------------|
| | | | Min | Max | Min | Max | Min | Max | |
| 23 | T _{DS(DR)} | DS ↑ to Read Data First Delay | 70 ^c | | 40 ^c | | | 40 ^c | 3 |
| 24 | T _{DS(DR)} | Address Required Valid to Read Data Valid Delay | 570 ^a | 570 ^a | 310 ^a | | | 200 ^a | |
| 25 | T _{DS(W)} | DS ↓ to Wait Valid Delay | 240 ^a | 240 ^a | 200 ^a | | | 170 ^a | 4 |
| 26 | T _{DS(WEC)} | DS ↓ to WAITED Not Valid Delay | 240 ^a | 240 ^a | 200 ^a | | | 170 ^a | |
| 27 | T _{DS(WEC)} | DS ↓ to WAITED Not Valid Delay | 5T _{CP} ^a | 5T _{CP} ^a | 5T _{CP} ^a | | | 5T _{CP} ^a | 5T _{CP} ^a |
| 28 | T _{AS(W)} | AS ↑ to RT Valid Delay | 600 ^a | 600 ^a | 600 ^a | | | 600 ^a | 4 |
| 29 | T _{AS(DA)} | AS ↑ to DS ↓ (Acknowledged) Delay | 250 ^a | 250 ^a | 250 ^a | | | 250 ^a | 5 |
| 30 | T _{AS(DA)} | DS (Acknowledged) Low Width | 200 ^a | 200 ^a | 150 ^a | | | | |
| 31 | T _{DS(DR)} | DS ↓ (Acknowledged) to Read Data Valid Delay | 260 ^a | 260 ^a | 180 ^a | | | 140 ^a | |
| 32 | T _{DS(DA)} | EI to DS ↓ (Acknowledged) Setup Time | 120 ^a | 100 ^a | 80 ^a | | | | |
| 33 | T _{DS(DA)} | EI to DS ↓ (Acknowledged) Hold Time | 0 ^c | 0 ^c | 0 ^c | | | 0 ^c | |
| 34 | T _{DS(DA)} | EI to EIO Delay | 120 ^a | 120 ^a | 100 ^a | | | 80 ^a | |
| 35 | T _{AS(DA)} | AS ↑ to EIO Delay | 260 ^a | 260 ^a | 200 ^a | | | 200 ^a | 6 |
| 36 | T _{DS(DA)} | DS ↓ (Acknowledged) to RT Inactive Delay | 600 ^a | 600 ^a | 600 ^a | | | 460 ^a | 4 |
| 37 | T _{DS(DA)} | DS ↑ to AS ↓ Delay for No Repeat | 30 ^a | 30 ^a | 15 ^a | | | 15 ^a | |
| 38 | T _{AS(DS)} | AS ↑ to DS ↓ Delay for No Repeat | 30 ^a | 30 ^a | 30 ^a | | | 30 ^a | |
| 39 | T _{WES} | AS and DS Concurrent Low for Repeat | 250 ^a | 200 ^a | 150 ^a | | | 150 ^a | 7 |
| 40 | T _{WPC} | PCLK Low Width | 105 ^a | 2000 ^a | 70 ^a | | | 1000 ^a | 80 ^a |
| 41 | T _{WPC} | PCLK High Width | 105 ^a | 2000 ^a | 70 ^a | | | 1000 ^a | 80 ^a |
| 42 | T _{CP} | PCLK Cycle Time | 250 ^a | 4000 ^a | 160 ^a | | | 2000 ^a | 120 ^a |
| 43 | T _{PC} | PCLK Rise Time | 20 ^a | 20 ^a | 10 ^a | | | 10 ^a | 10 ^a |
| 44 | T _{PC} | PCLK Fall Time | 20 ^a | 20 ^a | 10 ^a | | | 10 ^a | 10 ^a |

- NOTES:
- First delay is defined as the time required for a 0.5V change in the output with a maximum dc load and a minimum ac load.
 - Open-drain output, measured with open-drain test load.
 - Parameter is system dependent. For any 2.0CC on the delay chain, T_{AS(DA)} must be greater than the sum of T_{DS(DA)} for the highest priority device in the delay chain, T_{DS(DA)} for the 2.0CC, and T_{DS(DA)} for each device appearing there in the delay chain.
 - Parameter applies only to a 2.0CC pulling RT Low at the beginning of the Interrupt Acknowledge transaction.
 - Internal circuitry allowed for the test provided by the DS to be incorporated in the 2.0CC.
 - Times are preliminary and subject to change. All timing relationships assume 2.0V for a logic "1" and 0.5V for a logic "0".

Z80S3/Z8B530 SYSTEM TIMING AC CHARACTERISTICS

Z80S30 Timing





| Number | Symbol | Parameter | 4 MHz | | 6 MHz | | 8 MHz | | Notes† |
|--------|--------------------------------|--|-------|-----|-------|-----|-------|-----|--------|
| | | | Min | Max | Min | Max | Min | Max | |
| 1 | T _{ORXC} (REQ) | RxC ↑ to W/REQ Valid Delay | 8 | 12 | 8 | 12 | 8 | 12 | 2 |
| 2 | T _{ORXC} (W) | RxC ↑ to Wait Inactive Delay | 8 | 14 | 8 | 14 | 8 | 14 | 1,2 |
| 3 | T _{ORXC} (S) | RxC ↑ to SYNC Valid Delay | 4 | 7 | 4 | 7 | 4 | 7 | 2 |
| 4a. | T _{ORXC} (INT), Z8530 | RxC ↑ to INT Valid Delay | 10 | 16 | 10 | 16 | 10 | 16 | 1,2 |
| 4b. | T _{ORXC} (INT), Z8030 | | 8 | 12 | 8 | 12 | 8 | 12 | 1,2 |
| | | | +2 | +3 | +2 | +3 | +2 | +3 | 4 |
| 5 | T _{TRXC} (REQ) | TRC ↓ to W/REQ Valid Delay | 5 | 8 | 5 | 8 | 5 | 8 | 3 |
| 6 | T _{TRXC} (W) | TRC ↓ to Wait Inactive Delay | 5 | 11 | 5 | 11 | 5 | 11 | 1,3 |
| 7 | T _{TRXC} (DRO) | TRC ↓ DTR/REQ Valid Delay | 4 | 7 | 4 | 7 | 4 | 7 | 3 |
| 8a. | T _{TRXC} (INT), Z8530 | TRC ↓ to INT Valid Delay | 6 | 10 | 6 | 10 | 6 | 10 | 1,3 |
| 8b. | T _{TRXC} (INT), Z8030 | | 4 | 6 | 4 | 6 | 4 | 6 | 1,3 |
| | | | +2 | +3 | +2 | +3 | +2 | +3 | 4 |
| 9a. | T _{GS} (INT), Z8530 | SYNC Transition to INT Valid Delay | 2 | 6 | 2 | 6 | 2 | 6 | 1 |
| 9b. | T _{GS} (INT), Z8030 | | 2 | 3 | 2 | 3 | 2 | 3 | 1,4 |
| 10a. | T _{EXT} (INT), Z8530 | D _{OD} or CTS Transition to INT Valid Delay | 2 | 6 | 2 | 6 | 2 | 6 | 1 |
| 10b. | T _{EXT} (INT), Z8030 | | 2 | 3 | 2 | 3 | 2 | 3 | 1,4 |


NOTES:

- Open-drain output, measured with open-drain test load.
- RxC is RTxC or TRxC, whichever is supplying the receive clock.
- TRC is TRxC or RTxC, whichever is supplying the transmit clock.
- Units equal to t_{SPC}.


*Timings are preliminary and subject to change.
†Units equal to t_{SPC}.




General Timing



System Timing



**Reset Timing
Z8030**



Z8530 AC CHARACTERISTICS

| Number | Symbol | Parameter | 4 MHz | | 6 MHz | | 8 MHz | | Notes*† |
|--------|-----------|-----------------------------------|------------------|-------------------|------------------|-------------------|------------------|-------------------|---------|
| | | | Min | Max | Min | Max | Min | Max | |
| 1 | TwPCI | PCLK Low Width | 105 ^a | 2000 ^a | 70 ^a | 1000 ^a | 50 ^a | 1000 ^a | |
| 2 | TwPCh | PCLK High Width | 105 ^a | 2000 ^a | 70 ^a | 1000 ^a | 50 ^c | 1000 ^a | |
| 3 | TtPC | PCLK Fall Time | | 20 ^a | | 10 ^a | | 10 ^a | |
| 4 | TtPC | PCLK Rise Time | | 20 ^a | | 10 ^a | | 10 ^a | |
| 5 | TcPC | PCLK Cycle Time | 250 ^a | 4000 ^a | 165 ^a | 2000 ^a | 125 ^a | 2000 ^a | |
| 6 | TsA(WR) | Address to WR ↓ Setup Time | 80 ^a | | 80 ^a | | 70 ^a | | |
| 7 | ThA(WR) | Address to WR ↓ Hold Time | 0 ^c | | 0 ^c | | 0 ^c | | |
| 8 | TsA(RD) | Address to RD ↓ Setup Time | 80 ^a | | 80 ^a | | 70 ^a | | |
| 9 | ThA(RD) | Address to RD ↓ Hold Time | 0 ^c | | 0 ^c | | 0 ^c | | |
| 10 | TsA(PC) | INTACK to PCLK ↑ Setup Time | 10 ^a | | 10 ^a | | 10 ^a | | |
| 11 | TsA(WR) | INTACK to WR ↓ Setup Time | 200 ^a | | 160 ^a | | 145 ^a | | 1 |
| 12 | ThA(WR) | INTACK to WR ↓ Hold Time | 0 ^c | | 0 ^c | | 0 ^c | | |
| 13 | TsA(RD) | INTACK to RD ↓ Setup Time | 200 ^a | | 160 ^a | | 145 ^a | | 1 |
| 14 | ThA(RD) | INTACK to RD ↓ Hold Time | 0 ^a | | 0 ^a | | 0 ^a | | |
| 15 | ThA(PC) | INTACK to PCLK ↑ Hold Time | 100 ^a | | 100 ^a | | 85 ^a | | |
| 16 | TsCE(WR) | CE Low to WR ↓ Setup Time | 0 ^a | | 0 ^a | | 0 ^a | | |
| 17 | ThCE(WR) | CE to WR ↑ Hold Time | 0 ^a | | 0 ^a | | 0 ^a | | |
| 18 | TsCE(WR) | CE High to WR ↓ Setup Time | 100 ^a | | 70 ^a | | 60 ^a | | |
| 19 | TsCE(RD) | CE Low to RD ↓ Setup Time | 0 ^a | | 0 ^a | | 0 ^a | | 1 |
| 20 | ThCE(RD) | CE to RD ↑ Hold Time | 0 ^a | | 0 ^a | | 0 ^a | | 1 |
| 21 | TsCE(RD) | CE High to RD ↓ Setup Time | 100 ^a | | 70 ^a | | 60 ^a | | 1 |
| 22 | TwRDI | RD Low Width | 390 ^a | | 200 ^a | | 150 ^a | | 1 |
| 23 | TcRD(DRA) | RD ↓ to Read Data Active Delay | 0 ^c | | 0 ^c | | 0 ^c | | |
| 24 | TcRD(DR) | RD ↓ to Read Data Not Valid Delay | 0 ^a | | 0 ^a | | 0 ^a | | |
| 25 | TcRD(DR) | RD ↓ to Read Data Valid Delay | 250 ^a | | 180 ^a | | 140 ^a | | |
| 26 | TcRD(DRz) | RD ↑ to Read Data Float Delay | 70 ^a | | 45 ^a | | 40 ^a | | 2 |

NOTES:
 1. Parameter does not apply to interrupt Acknowledge transactions.
 2. Float delay is defined as the time required for a ±0.5V change at the output with a maximum dc load and minimum ac load.
 *Timings are preliminary and subject to change.
 †Units in nanoseconds (ns).

Z8530 AC CHARACTERISTICS (Continued)

| Number | Symbol | Parameter | 4 MHz | | 6 MHz | | 8 MHz | | Notes*† |
|--------|------------|--|------------------|--------------------|------------------|--------------------|------------------|--------------------|---------|
| | | | Min | Max | Min | Max | Min | Max | |
| 27 | TdA(DR) | Address Required Valid to Read Data Valid Delay | | 300 ^a | | 200 ^a | | 220 ^a | |
| 28 | TdWR | WR Low Hold † | 240 ^a | | 200 ^a | | 160 ^a | | |
| 29 | Td(WR) | Write Data to WR ↓ Setup Time | 10 ^a | | 10 ^a | | 10 ^a | | |
| 30 | Td(WR) | Write Data to WR ↑ Hold Time | 0 ^c | | 0 ^c | | 0 ^c | | |
| 31 | Td(WR) | WR ↓ to Wait † Valid Delay | | 240 ^a | | 200 ^a | | 170 ^a | 4 |
| 32 | Td(WR) | RD ↓ to Wait Valid Delay | | 240 ^a | | 200 ^a | | 170 ^a | 4 |
| 33 | Td(WR) | WR ↓ to WR/REC Not Valid Delay | | 240 ^a | | 200 ^a | | 170 ^a | |
| 34 | Td(WR) | RD ↓ to RD/REC Not Valid Delay | | 240 ^a | | 200 ^a | | 170 ^a | |
| 35 | Td(WR) | WR ↓, DTR/REC Not Valid Delay | | 5TcPC ^a | | 5TcPC ^a | | 5TcPC ^a | |
| | | | | +300 ^a | | +250 ^a | | +225 ^a | |
| 36 | Td(WR) | RD ↑ to DTR/REC Not Valid Delay | | 5TcPC ^a | | 5TcPC ^a | | 5TcPC ^a | |
| | | | | +300 ^a | | +250 ^a | | +200 ^a | |
| 37 | TcPC(INT) | PCLK ↓ to INT Valid Delay | | 60 ^a | | 60 ^a | | 60 ^a | 4 |
| 38 | TdA(RD) | INTACK to RD ↓ (Acknowledge) Delay | | 250 ^a | | 200 ^a | | 150 ^a | 5 |
| 39 | TdRDA | RD (Acknowledge) Width | | 250 ^a | | 200 ^a | | 150 ^a | |
| 40 | TdRDA(DR) | RD ↓ (Acknowledge) to Read Data Valid Delay | | 250 ^a | | 180 ^a | | 140 ^a | |
| 41 | TdE(RDA) | EI to RD ↓ (Acknowledge) Setup Time | | 120 ^c | | 100 ^c | | 95 ^c | |
| 42 | TdE(RDA) | EI to RD ↓ (Acknowledge) Hold Time | | 0 ^a | | 0 ^a | | 0 ^a | |
| 43 | TdE(REQ) | EI to REQ Delay Time | | 120 ^c | | 100 ^c | | 95 ^c | |
| 44 | TcPC(REQ) | PCLK ↑ to E ↓ Delay | | 250 ^a | | 250 ^a | | 200 ^a | |
| 45 | TdRDA(INT) | RD ↓ to INT Inactive Delay | | 800 ^c | | 800 ^c | | 450 ^a | 4 |
| 46 | TdRDA(WR) | RD ↑ to WR ↓ Delay for No Reset | | 30 ^c | | 15 ^c | | 15 ^c | |
| 47 | TdRDA(WR) | WR ↑ to RD ↓ Delay for No Reset | | 30 ^c | | 30 ^c | | 20 ^c | |
| 48 | TdRES | WR and RD ↑, Incident Low for Reset Valid Access Recovery Time | | 250 ^a | | 200 ^a | | 150 ^a | |
| 49 | Tc | Valid Access Recovery Time | | 4TcPC ^a | | 4TcPC ^a | | 4TcPC ^a | 3 |


NOTES:
 3. Parameter applies only between transactions involving the SCC.
 4. Open-drain output, measured with open-drain test load.
 5. Parameter is system dependent. For any ECC in the delay chain, TdA(RD) must be greater than the sum of TcPC(REQ) for the highest priority of ECC in the delay chain, TdE(RDA) for the SCC, and TdE(REQ) for each device separating them in the delay chain.
 *Timings are preliminary and subject to change.
 †Units in nanoseconds (ns).
 a Tested
 b Guaranteed by Design
 c Guaranteed by Characterization

Z8030/Z8530 GENERAL TIMING AC CHARACTERISTICS


Z8030 Timing

| Number | Symbol | Parameter | 4 MHz | | 6 MHz | | 8 MHz | | Notes*† |
|--------|------------|--|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|------------------|
| | | | Min | Max | Min | Max | Min | Max | |
| 1 | TdPC(REQ) | PCLK ↓ to W/REQ Valid Delay | 250 ^a | | 250 ^a | | 250 ^a | | 250 ^a |
| 2 | TdPC(W) | PCLK ↓ to Wait Inactive Delay | 350 ^a | | 350 ^a | | 350 ^a | | 350 ^a |
| 3 | TsRXC(PC) | RxC ↑ to PCLK ↑ Setup Time (PCLK + 4 case only) | 80 | TwPCL ^c | 70 | TwPCL ^c | 60 | TwPCL ^c | 1,4 |
| 4 | TsRXD(RXC) | RxD to RxC ↑ Setup Time (X1 Mode) | 0 ^a | 0 ^a | 0 ^a | 0 ^a | 0 ^a | 0 ^a | 1 |
| 5 | ThRXD(RXC) | RxD to RxC ↑ Hold Time (X1 Mode) | 150 ^a | | 150 ^a | | 150 ^a | | 1 |
| 6 | TsRXD(RXC) | RxD to RxC ↓ Setup Time (X1 Mode) | 0 ^a | 0 ^a | 0 ^a | 0 ^a | 0 ^a | 0 ^a | 1,5 |
| 7 | ThRXD(RXC) | RxD to RxC ↓ Hold Time (X1 Mode) | 150 ^c | | 150 ^c | | 150 ^c | | 1,5 |
| 8 | TsSY(RXC) | SYNC to RxC ↑ Setup Time | -200 ^a | | -200 ^a | | -200 ^a | | 1 |
| 9 | ThSY(RXC) | SYNC to RxC ↑ Hold Time | 3TcPC ^c | | 3TcPC ^c | | 3TcPC ^c | | |
| | | | +400 | | +320 | | +250 | | |
| 10 | TsTXC(PC) | TxC ↓ to PCLK ↑ Setup Time | 0 ^a | 0 ^a | 0 ^a | 0 ^a | 0 ^a | 0 ^a | 2,4 |
| 11 | TdTXC(TXD) | TxC ↓ to TxD Delay (X1 Mode) | 300 ^a | | 230 ^a | | 200 ^a | | 2 |
| 12 | TdTxC(TXD) | TxC ↑ to TxD Delay (X1 Mode) | 300 ^a | | 230 ^a | | 200 ^a | | 2,5 |
| 13 | TdTXD(TRX) | TxD to TRxC Delay (Send Clock Echo) | 200 ^a | | 200 ^a | | 200 ^a | | |
| 14 | TwRTXh | RTxC High Width | 180 ^a | | 180 ^a | | 150 ^a | | 6 |
| 15 | TwRTXl | RTxC Low Width | 180 ^a | | 180 ^a | | 150 ^a | | 6 |
| 16 | TcRTX | RTxC Cycle Time (RxD, TxD) | 1000 ^a | | 640 ^a | | 500 ^a | | 6,7 |
| 17 | TcRTXX | Crystal Oscillator Period | 250 ^c | 1000 ^c | 165 ^c | 1000 ^c | 125 ^c | 1000 ^c | 3 |
| 18 | TwTRXh | TRxC High Width | 180 ^a | | 180 ^a | | 150 ^a | | 6 |
| 19 | TwTRXl | TRxC Low Width | 180 ^a | | 180 ^a | | 150 ^a | | 6 |
| 20 | TcTRX | TRxC Cycle Time | 1000 ^a | | 640 ^a | | 500 ^a | | 6,7 |
| 21 | TwEXT | DCD or CTS Pulse Width | 200 ^a | | 200 ^a | | 200 ^a | | |
| 22 | TwSY | SYNC Pulse Width | 200 ^a | | 200 ^a | | 200 ^a | | |

NOTES:
 1. RxC is RTxC or TRxC, whichever is supplying the receive clock.
 2. TxC is TRxC or RTxC, whichever is supplying the transmit clock.
 3. Both RTxC and SYNC have 30 pF capacitors to ground connected to them.
 4. Parameter applies only if the data rate is one-fourth the PCLK rate. In all other cases, no phase relationship between RxC and PCLK or TxC and PCLK is required.
 5. Parameter applies only to FM encoding/decoding.
 6. Parameter applies only for transmitter and receiver; DPLL and baud rate generator timing requirements are identical to case PCLK requirements.
 7. The maximum receive or transmit data is 1/4 PCLK.
 *Timings are preliminary and subject to change.
 †Units in nanoseconds (ns).




Read Cycle Timing




Write Cycle Timing

a Tested
 b Guaranteed by Design
 c Guaranteed by Characterization

**Interrupt
Acknowledge
Timing
Z8030**



**Reset
Timing
Z8530**



**Cycle
Timing
Z8530**

