	No.2458	2SA1572/2SC4067 PNP/NPN Epitaxial Planar Silicon Transistors Switching Applications (with Bias Resistance)

Applications

- Switching circuit, inverter circuit, interface circuit, driver circuit

Features

- On-chip bias resistance: $R_1=0$, $R_2=47k\Omega$
- Small-sized package: SPA



(): PNP

Absolute Maximum Ratings at $T_a=25^\circ\text{C}$

			unit
Collector to Base Voltage	V_{CB0}	(-)50	V
Collector to Emitter Voltage	V_{CE0}	(-)50	V
Emitter to Base Voltage	V_{EB0}	(-)5	V
Collector Current	I_C	(-)100	mA
Collector Current(Pulse)	I_{CP}	(-)200	mA
Collector Dissipation	P_C	300	mW
Junction Temperature	T_j	150	$^\circ\text{C}$
Storage Temperature	T_{stg}	-55 to +150	$^\circ\text{C}$

Electrical Characteristics at $T_a=25^\circ\text{C}$

			min	typ	max	unit
Collector Cutoff Current	I_{CBO}	$V_{CB}=(-)40\text{V}, I_E=0$			(-)0.1	μA
	I_{CEO}	$V_{CE}=(-)40\text{V}, I_B=0$			(-)0.5	μA
Emitter Cutoff Current	I_{EBO}	$V_{EB}=(-)5\text{V}, I_C=0$	(-)81	(-)106	(-)151	μA
DC Current Gain	h_{FE}	$V_{CE}=(-)5\text{V}, I_C=(-)10\text{mA}$	80			
Gain-Bandwidth Product	f_T	$V_{CE}=(-)10\text{V}, I_C=(-)5\text{mA}$		250		MHz
				(200)		
Output Capacitance	c_{ob}	$V_{CB}=(-)10\text{V}, f=1\text{MHz}$		3.7		pF
				(5.5)		
C-E Saturation Voltage	$V_{CE(sat)}$	$I_C=(-)10\text{mA}, I_B=(-)0.5\text{mA}$		(-)0.1	(-)0.3	V
C-B Breakdown Voltage	$V_{(BR)CBO}$	$I_C=(-)10\mu\text{A}, I_E=0$	(-)50			V
C-E Breakdown Voltage	$V_{(BR)CEO}$	$I_C=(-)100\mu\text{A}, R_{BE}=\infty$	(-)50			V
Resistance	R_2		33	47	61	$k\Omega$

Electrical Connection**Case Outline 2033**
(unit:mm)

B: Base
C: Collector
E: Emitter
SANYO: SPA

Specifications and information herein are subject to change without notice.

SANYO Electric Co., Ltd. Semiconductor Business Headquarters

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN