| Freescale 查询33886供应商 | 捷多邦，专业PCB打样工厂，24小时加急出货 |
| :--- | ---: |
| Technical Data | Document Number：MC33886 |
| Rev 8．0， $2 / 2007$ |  |

Technical Data
Rev 8．0，2／2007

## 5．0 A H－Bridge

The 33886 is a monolithic H －Bridge ideal for fractional horsepower DC－motor and bi－directional thrust solenoid control．The IC incorporates internal control logic，charge pump，gate drive，and low $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ MOSFET output circuitry．The 33886 is able to control continuous inductive DC load currents up to 5．0 A．Output loads can be pulse width modulated（PWM－ed）at frequencies up to 10 kHz ．

A Fault Status output reports undervoltage，short circuit，and overtemperature conditions．Two independent inputs control the two half－bridge totem－pole outputs．Two disable inputs force the H－Bridge outputs to tri－state（exhibit high impedance）．

The 33886 is parametrically specified over a temperature range of $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}, 5.0 \mathrm{~V} \leq \mathrm{V}+\leq 28 \mathrm{~V}$ ．The IC can also be operated up to 40 V with derating of the specifications．The IC is available in a surface mount power package with exposed pad for heatsinking．

## Features

－ 5.0 V to 40 V Continuous Operation
－ $120 \mathrm{~m} \Omega \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \mathrm{H}$－Bridge MOSFETs
－TTL／CMOS Compatible Inputs
－PWM Frequencies up to 10 kHz
－Active Current Limiting via Internal Constant OFF－Time PWM（with Temperature－Dependent Threshold Reduction）
－Output Short Circuit Protection
－Undervoltage Shutdown
－Fault Status Reporting
－Pb－Free Packaging Designated by Suffix Code VW


| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| Device | Temperature <br> Range（TA） | Package |
| MC33886DH／R2 | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | 20 HSOP |
| MC33886VW／R2 |  |  |



Figure 1． 33886 Simplified Application Diagram


Figure 2. 33886 Simplified Internal Block Diagram

PIN CONNECTIONS


Figure 3. 33886 Pin Connections
Table 1. 33886 Pin Definitions
A functional description of each pin can be found in the Functional Pin Description section beginning on page 15.

| Pin Number | Pin Name | Formal Name | Definition |
| :---: | :---: | :---: | :--- |
| 1 | AGND | Analog Ground | Low-current analog signal ground. |
| 2 | $\overline{\text { FS }}$ | Fault Status for H- <br> Bridge | Open drain active Low Fault Status output requiring a pull-up resistor to 5.0 V. |
| 3 | IN1 | Logic Input Control 1 | True logic input control of OUT1 (i.e., IN1 logic High = OUT1 logic High). |
| $4,5,16$ | V+ | Positive Power Supply | Positive supply connections. |
| 6,7 | OUT1 | H-Bridge Output 1 | Output 1 of H-Bridge. |
| 8,20 | DNC | Do Not Connect | Either do not connect (leave floating) or connect these pins to ground in the application. <br> They are test mode pins used in manufacturing only. |
| $9-12$ | PGND | Power Ground | Device high-current power ground. |
| 13 | $\overline{\text { D2 }}$ | Disable 2 | Active Low input used to simultaneously tri-state disable both H-Bridge outputs. When <br> D2 is logic Low, both outputs are tri-stated. |
| 14,15 | OUT2 | H-Bridge Output 2 | Output 2 of H-Bridge. |
| 17 | CCP | Charge Pump Capacitor | External reservoir capacitor connection for internal charge pump capacitor. |
| 18 | D1 | Disable 1 | Active High input used to simultaneously tri-state disable both H-Bridge outputs. When <br> D1 is logic High, both outputs are tri-stated. |
| 19 | IN2 | Logic Input Control 2 | True logic input control of OUT2 (i.e., IN2 logic High = OUT2 logic High). |

## ELECTRICAL CHARACTERISTICS

## MAXIMUM RATINGS

## Table 2. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Supply Voltage | V+ | 40 | V |
| Input Voltage (1) | $\mathrm{V}_{\text {IN }}$ | -0.1 to 7.0 | V |
| $\overline{\text { FS Status Output }}{ }^{(2)}$ | $V_{\overline{F S}}$ | 7.0 | V |
| Continuous Current ${ }^{(3)}$ | Iout | 5.0 | A |
| ESD Voltage for DH Package <br> Human Body Model ${ }^{(4)}$ <br> Machine Model ${ }^{(5)}$ | $\begin{aligned} & v_{\text {ESD1 }} \\ & v_{\mathrm{ESD} 2} \end{aligned}$ | $\begin{gathered} \pm 2000{ }^{(6)} \\ \pm 200 \end{gathered}$ | V |
| ESD Voltage for VW Package <br> Human Body Model ${ }^{(4)}$ <br> Machine Model (5) | $\begin{aligned} & \mathrm{V}_{\mathrm{ESD} 1} \\ & \mathrm{v}_{\mathrm{ESD} 2} \end{aligned}$ | $\begin{gathered} \pm 2000 \\ \pm 200 \end{gathered}$ | V |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature ${ }^{(7)}$ | $\mathrm{T}_{\mathrm{A}}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Operating Junction Temperature | $\mathrm{T}_{\mathrm{J}}$ | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Peak Package Reflow Temperature During Reflow ${ }^{(8)}$, ${ }^{(9)}$ | TPPRT | Note 8. | ${ }^{\circ} \mathrm{C}$ |
| Approximate Junction-to-Board Thermal Resistance (and Package Dissipation $=6.0 \mathrm{~W}){ }^{(10)}$ | $\mathrm{R}_{\theta \mathrm{JB}}$ | $\sim 5.0$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Notes

1. Exceeding the input voltage on $\mathrm{IN} 1, \mathrm{IN} 2, \mathrm{D} 1$, or $\overline{\mathrm{D} 2}$ may cause a malfunction or permanent damage to the device.
2. Exceeding the pull-up resistor voltage on the open drain $\overline{\mathrm{FS}}$ pin may cause permanent damage to the device.
3. Continuous current capability so long as junction temperature is $\leq 150^{\circ} \mathrm{C}$.
4. ESD1 testing is performed in accordance with the Human Body Model ( $C_{Z A P}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{ZAP}}=1500 \Omega$ ).
5. ESD2 testing is performed in accordance with the Machine Model ( $C_{\text {ZAP }}=200 \mathrm{pF}, \mathrm{R}_{\mathrm{ZAP}}=0 \Omega$ ).
6. All pins are capable of Human Body Model ESD voltages of $\pm 2000 \mathrm{~V}$ with two exceptions pertaining only to the DH suffix package: (1) $\overline{\mathrm{D} 2}$ to PGND is capable of $\pm 1500 \mathrm{~V}$ and (2) OUT1 to AGND is capable of $\pm 1000 \mathrm{~V}$.
7. The limiting factor is junction temperature, taking into account the power dissipation, thermal resistance, and heatsinking.
8. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
9. Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.
10. Exposed heatsink pad plus the power and ground pins comprise the main heat conduction paths. The actual $\mathrm{R}_{\theta \mathrm{JB}}$ (junction-to-PC board) values will vary depending on solder thickness and composition and copper trace.

## STATIC ELECTRICAL CHARACTERISTICS

Table 3. Static Electrical Characteristics
Characteristics noted under conditions $5.0 \mathrm{~V} \leq \mathrm{V}+\leq 28 \mathrm{~V}$ and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ unless otherwise noted. Typical values noted reflect the approximate parameter mean at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ under nominal conditions unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |
| Operating Voltage Range ${ }^{(11)}$ | V+ | 5.0 | - | 40 | V |
| Standby Supply Current $\mathrm{V}_{\mathrm{EN}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~A}$ | $\mathrm{I}_{\text {(standby }}$ | - | - | 20 | mA |
| Threshold Supply Voltage <br> Switch-OFF <br> Switch-ON <br> Hysteresis | $\begin{gathered} \text { V+ }{ }_{\text {(thres-OFF) }} \\ \mathrm{V}{ }^{\text {(thres-ON) }} \\ \mathrm{V}+{ }_{\text {(hys }} \end{gathered}$ | $\begin{gathered} 4.15 \\ 4.5 \\ 150 \end{gathered}$ | $\begin{gathered} 4.4 \\ 4.75 \end{gathered}$ | $\begin{gathered} 4.65 \\ 5.0 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{mV} \end{gathered}$ |

## CHARGE PUMP

| Charge Pump Voltage | $\mathrm{V}_{\mathrm{CP}}-\mathrm{V}+$ |  |  | V |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}+=5.0 \mathrm{~V}$ |  |  |  |  |  |
| $8.0 \mathrm{~V} \leq \mathrm{V}+\leq 40 \mathrm{~V}$ |  | 3.35 | - | - |  |

## CONTROL INPUTS

| Input Voltage (IN1, IN2, D1, $\overline{\text { D2 }}$ ) <br> Threshold High <br> Threshold Low <br> Hysteresis | $\begin{gathered} \mathrm{V}_{\mathrm{IH}} \\ \mathrm{~V}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{HYS}} \end{gathered}$ | $\begin{gathered} 3.5 \\ - \\ 0.7 \end{gathered}$ | $\begin{gathered} - \\ 1.0 \end{gathered}$ | $1.4$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Input Current (IN1, IN2, D1) }{ }^{(12)} \\ & \mathrm{V}_{\text {IN }}=0 \mathrm{~V} \end{aligned}$ | In | -200 | -80 | - | $\mu \mathrm{A}$ |
| $\begin{gathered} \overline{\mathrm{D} 2} \text { Input Current }{ }^{(13)} \\ \mathrm{V} \overline{\mathrm{D} 2}=5.0 \mathrm{~V} \end{gathered}$ | ${ }^{1} \overline{\mathrm{D} 2}$ | - | 25 | 100 | $\mu \mathrm{A}$ |

## Notes

11. Specifications are characterized over the range of $5.0 \mathrm{~V} \leq \mathrm{V}+\leq 28 \mathrm{~V}$. Operation $>28 \mathrm{~V}$ will cause some parameters to exceed listed $\mathrm{min} / \mathrm{max}$ values. Refer to typical operating curves to extrapolate values for operation $>28 \mathrm{~V}$ but $\leq 40 \mathrm{~V}$.
12. Inputs IN1, IN2, and D1 have independent internal pull-up current sources.
13. The $\overline{\mathrm{D} 2}$ input incorporates an active internal pull-down current sink.

## Table 3. Static Electrical Characteristics

Characteristics noted under conditions $5.0 \mathrm{~V} \leq \mathrm{V}+\leq 28 \mathrm{~V}$ and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ unless otherwise noted. Typical values noted reflect the approximate parameter mean at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ under nominal conditions unless otherwise noted.

|  | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER OUTPUTS (OUT1, OUT2) |  |  |  |  |  |
| Output-ON Resistance ${ }^{(14)}$ $\begin{aligned} & 5.0 \mathrm{~V} \leq \mathrm{V}+\leq 28 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \\ & 8.0 \mathrm{~V} \leq \mathrm{V}+\leq 28 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=150^{\circ} \mathrm{C} \\ & 5.0 \mathrm{~V} \leq \mathrm{V}+\leq 8.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=150^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | $\begin{gathered} 120 \\ - \end{gathered}$ | $\begin{gathered} - \\ 225 \\ 300 \end{gathered}$ | $\mathrm{m} \Omega$ |
| Active Current Limiting Threshold (via Internal Constant OFF-Time PWM) ${ }^{(15)}$ | ${ }_{\text {LIM }}$ | 5.2 | 6.5 | 7.8 | A |
| High-Side Short Circuit Detection Threshold | ISCH | 11 | - | - | A |
| Low-Side Short Circuit Detection Threshold | $\mathrm{I}_{\text {SCL }}$ | 8.0 | - | - | A |
| $\begin{gathered} \text { Leakage Current }^{(16)} \\ V_{\text {OUT }}=\mathrm{V}+ \\ \mathrm{V}_{\text {OUT }}=\mathrm{GND} \end{gathered}$ | IOUT(leak) |  | $\begin{gathered} 100 \\ 30 \end{gathered}$ | $\begin{gathered} 200 \\ 60 \end{gathered}$ | $\mu \mathrm{A}$ |
| Output FET Body Diode Forward Voltage Drop ${ }^{(17)}$ $\mathrm{I}_{\mathrm{OUT}}=3.0 \mathrm{~A}$ | $V_{F}$ | - | - | 2.0 | V |
| Switch-OFF <br> Thermal Shutdown Hysteresis | $\begin{aligned} & \mathrm{T}_{\mathrm{LIM}} \\ & \mathrm{~T}_{\mathrm{HYS}} \end{aligned}$ |  | $15$ | - | ${ }^{\circ} \mathrm{C}$ |

FAULT STATUS ${ }^{(18)}$

| Fault Status Leakage Current ${ }^{(19)}$ $V_{\overline{F S}}=5.0 \mathrm{~V}$ | ${ }^{1} \overline{\text { FS }}$ (leak) | - | - | 10 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Fault Status Set Voltage ${ }^{(20)}$ $I_{\overline{F S}}=300 \mu \mathrm{~A}$ | $\mathrm{V}_{\overline{\mathrm{FS}} \text { (LOW) }}$ | - | - | 1.0 | V |

## Notes

14. Output-ON resistance as measured from output to $\mathrm{V}+$ and ground.
15. Product with date codes of December 2002, week 51 , will exhibit the values indicated in this table. Product with earlier date codes may exhibit a minimum of 6.0 A and a maximum of 8.5 A .
16. Outputs switched OFF with D1 or $\overline{\mathrm{D} 2}$.
17. Parameter is guaranteed by design but not production tested.
18. Fault Status output is an open drain output requiring a pull-up resistor to 5.0 V .
19. Fault Status Leakage Current is measured with Fault Status High and not set.
20. Fault Status Set Voltage is measured with Fault Status Low and set with $I_{\overline{F S}}=300 \mu \mathrm{~A}$.

## DYNAMIC ELECTRICAL CHARACTERISTICS

Table 4. Dynamic Electrical Characteristics
Characteristics noted under conditions $5.0 \mathrm{~V} \leq \mathrm{V}+\leq 28 \mathrm{~V}$ and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ unless otherwise noted. Typical values noted reflect the approximate parameter mean at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ under nominal conditions unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |

## TIMING CHARACTERISTICS

| PWM Frequency ${ }^{(21)}$ | $\mathrm{f}_{\text {PWM }}$ | - | - | 10 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Switching Frequency During Active Current Limiting ${ }^{(22)}$ | $\mathrm{f}_{\text {MAX }}$ | - | - | 20 | kHz |
| Output ON Delay ${ }^{(23)}$ $\mathrm{V}+=14 \mathrm{~V}$ | $\mathrm{t}_{\mathrm{d}(\mathrm{ON})}$ | - | - | 18 | $\mu \mathrm{S}$ |
| Output OFF Delay ${ }^{(23)}$ $\mathrm{V}+=14 \mathrm{~V}$ | $\mathrm{t}_{\mathrm{d} \text { (OFF) }}$ | - | - | 18 | $\mu \mathrm{S}$ |
| Output Rise and Fall Time ${ }^{(24)}$ $\mathrm{V}+=14 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=3.0 \mathrm{~A}$ | $t_{f}, t_{r}$ | 2.0 | 5.0 | 8.0 | $\mu \mathrm{S}$ |
| Output Latch-OFF Time | $\mathrm{t}_{\mathrm{a}}$ | 15 | 20.5 | 26 | $\mu \mathrm{S}$ |
| Output Blanking Time | $t_{\text {b }}$ | 12 | 16.5 | 21 | $\mu \mathrm{S}$ |
| Output FET Body Diode Reverse Recovery Time ${ }^{(25)}$ | $\mathrm{t}_{\mathrm{rr}}$ | 100 | - | - | ns |
| Disable Delay Time ${ }^{(26)}$ | $\mathrm{t}_{\mathrm{d} \text { (disable) }}$ | - | - | 8.0 | $\mu \mathrm{S}$ |
| Short Circuit/Overtemperature Turn-OFF Time ${ }^{(27)}$ | $\mathrm{t}_{\text {FAULT }}$ | - | 4.0 | - | $\mu \mathrm{S}$ |
| Power-OFF Delay Time | $t_{\text {pod }}$ | - | 1.0 | 5.0 | ms |

## Notes

21. The outputs can be PWM controlled from an external source. This is typically done by holding one input high while applying a PWM pulse train to the other input. The maximum PWM frequency obtainable is a compromise between switching losses and switching frequency. Refer to Typical Switching Waveforms, Figures 10 through 17, pp. 10-11.
22. The Maximum Switching Frequency during active current limiting is internally implemented. The internal control produces a constant OFF-time PWM of the output. The output load current effects the Maximum Switching Frequency.
23. Output Delay is the time duration from the midpoint of the IN1 or IN2 input signal to the $10 \%$ or $90 \%$ point (dependent on the transition direction) of the OUT1 or OUT2 signal. If the output is transitioning High-to-Low, the delay is from the midpoint of the input signal to the $90 \%$ point of the output response signal. If the output is transitioning Low-to-High, the delay is from the midpoint of the input signal to the $10 \%$ point of the output response signal. See Figure 4, page 8 .
24. Rise Time is from the $10 \%$ to the $90 \%$ level and Fall Time is from the $90 \%$ to the $10 \%$ level of the output signal. See Figure 6, page 8 .
25. Parameter is guaranteed by design but not production tested.
26. Disable Delay Time is the time duration from the midpoint of the $D$ (disable) input signal to $10 \%$ of the output tri-state response. See Figure 5 , page 8.
27. Increasing currents will become limited at $\mathrm{I}_{\mathrm{LIM}}$. Hard shorts will breach the $\mathrm{I}_{\mathrm{SCH}}$ or $\mathrm{I}_{\mathrm{SCL}}$ limit, forcing the output into an immediate tristate latch-OFF. See Figures 8 and $\underline{9}$, page $\underline{9}$. Active current limiting will cause junction temperatures to rise. A junction temperature above $160^{\circ} \mathrm{C}$ will cause the active current limiting to progressively "fold-back" (or decrease) to 2.5 A typical at $175^{\circ} \mathrm{C}$ where thermal latch-OFF will occur. See Figure 7, page 8.

## TIMING DIAGRAMS



Figure 4. Output Delay Time


Figure 5. Disable Delay Time


Figure 6. Output Switching Time


Figure 7. Active Current Limiting Versus Temperature (Typical)


Figure 8. Active Current Limiting Versus Time


Figure 9. Active Current Limiting Detail

Important For all plots, the following applies:

- Ch2=2.0 A per division
- $\mathrm{L}_{\text {LOAD }}=533 \mu \mathrm{H}$ @ 1.0 kHz
- L $_{\text {LOAD }}=530 \mu \mathrm{H}$ @ 10.0 kHz
- $\mathrm{R}_{\text {LOAD }}=4.0 \Omega$


Figure 10. Output Voltage and Current vs. Input Voltage at V+ = 24 V , PMW Frequency of 1.0 kHz, and Duty Cycle of 10\%



Figure 12. Output Voltage and Current vs. Input Voltage at V+ = 34 V , PMW Frequency of 1.0 kHz, and Duty Cycle of 90\%, Showing Device in Current Limiting Mode


Figure 13. Output Voltage and Current vs. Input Voltage at V+ = 22 V, PMW Frequency of 1.0 kHz, and Duty Cycle of 90\%

Figure 11. Output Voltage and Current vs. Input Voltage at $\mathrm{V}+=24 \mathrm{~V}$, PMW Frequency of 1.0 kHz , and Duty Cycle of $50 \%$


Figure 14. Output Voltage and Current vs. Input Voltage at $\mathrm{V}+=24 \mathrm{~V}$, PMW Frequency of $\mathbf{1 0} \mathrm{kHz}$, and Duty Cycle of 50\%


Figure 15. Output Voltage and Current vs. Input Voltage at $\mathrm{V}+=24 \mathrm{~V}$, PMW Frequency of 10 kHz , and Duty Cycle of 90\%


Figure 16. Output Voltage and Current vs. Input Voltage at V+=12 V, PMW Frequency of 20 kHz, and Duty Cycle of $50 \%$ for a Purely Resistive Load


Figure 17. Output Voltage and Current vs. Input Voltage at V+ = $\mathbf{1 2} \mathrm{V}$, PMW Frequency of 20 kHz , and Duty Cycle of $90 \%$ for a Purely Resistive Load

## Table 5. Truth Table

The tri-state conditions and the fault status are reset using D1 or $\overline{\mathrm{D} 2}$. The truth table uses the following notations: $\mathrm{L}=\mathrm{Low}$, $\mathrm{H}=$ High, $\mathrm{X}=$ High or Low, and $\mathrm{Z}=$ High impedance (all output power transistors are switched off).

| Device State | Input Conditions |  |  |  | Fault Status Flag | Output States |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D1 | $\overline{\mathrm{D} 2}$ | IN1 | IN2 | $\overline{\mathrm{FS}}$ | OUT1 | OUT2 |
| Forward | L | H | H | L | H | H | L |
| Reverse | L | H | L | H | H | L | H |
| Freewheeling Low | L | H | L | L | H | L | L |
| Freewheeling High | L | H | H | H | H | H | H |
| Disable 1 (D1) | H | X | X | X | L | Z | Z |
| Disable 2 ( $\overline{\mathrm{D} 2}$ ) | X | L | X | X | L | Z | Z |
| IN1 Disconnected | L | H | Z | X | H | H | X |
| IN2 Disconnected | L | H | X | Z | H | X | H |
| D1 Disconnected | Z | X | X | X | L | Z | Z |
| $\overline{\mathrm{D} 2}$ Disconnected | X | Z | X | X | L | Z | Z |
| Undervoltage ${ }^{(28)}$ | X | X | X | X | L | Z | Z |
| Overtemperature ${ }^{(29)}$ | X | X | X | X | L | Z | Z |
| Short Circuit ${ }^{(29)}$ | X | X | X | X | L | Z | Z |

Notes
28. In the case of an undervoltage condition, the outputs tri-state and the fault status is set logic Low. Upon undervoltage recovery, fault status is reset automatically or automatically cleared and the outputs are restored to their original operating condition.
29. When a short circuit or overtemperature condition is detected, the power outputs are tri-state latched-OFF independent of the input signals and the fault status flag is set logic Low.

ELECTRICAL PERFORMANCE CURVES


Figure 18. Typical High-Side $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ Versus $\mathrm{V}+$


Figure 19. Typical Low-Side $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ Versus V+


Figure 20. Typical Quiescent Supply Current Versus V+

## FUNCTIONAL DESCRIPTION

## INTRODUCTION

Numerous protection and operational features (speed, torque, direction, dynamic braking, and PWM control), in addition to the 5.0 A current capability, make the 33886 a very attractive, cost-effective solution for controlling a broad range of fractional horsepower DC motors. A pair of 33886 devices can be used to control bipolar stepper motors in both directions. In addition, the 33886 can be used to control permanent magnet solenoids in a push-pull variable force fashion using PWM control. The 33886 can also be used to excite transformer primary windings with a switched square wave to produce secondary winding AC currents.

As shown in Figure 2, Simplified Internal Block Diagram, page 2, the 33886 is a fully protected monolithic H-Bridge with Fault Status reporting. For a DC motor to run the input conditions need be as follows: D1 input logic Low, $\overline{\mathrm{D} 2}$ input logic High, $\overline{\mathrm{FS}}$ flag cleared (logic High), with one IN logic Low and the other IN logic High to define output polarity. The 33886 can execute dynamic braking by simultaneously turning on either both high-side MOSFETs or both low-side MOSFETs in the output H-Bridge; e.g., IN1 and IN2 logic High or IN1 and IN2 logic Low.

The 33886 outputs are capable of providing a continuous DC load current of 5.0 A from a 40 V V+ source. An internal charge pump supports PWM frequencies up to 10 kHz . An
external pull-up resistor is required for the open drain $\overline{\mathrm{FS}}$ pin for fault status reporting.

Two independent inputs (IN1 and IN2) provide control of the two totem-pole half-bridge outputs. Two disable inputs (D1 and $\overline{\mathrm{D} 2}$ ) are for forcing the H -Bridge outputs to a high impedance state (all H-Bridge switches OFF).

The 33886 has undervoltage shutdown with automatic recovery, active current limiting, output short-circuit latchOFF, and overtemperature latch-OFF. An undervoltage shutdown, output short circuit latch-OFF, or overtemperature latch-OFF fault condition will cause the outputs to turn OFF (i.e., become high impedance or tri-stated) and the fault output flag to be set Low. Either of the Disable inputs or V+ must be "toggled" to clear the fault flag.

The short circuit/overtemperature shutdown scheme is unique and best described as using a junction temperaturedependent active current "fold back" protection scheme. When a short circuit condition is experienced, the current limited output is "ramped down" as the junction temperature increases above $160^{\circ} \mathrm{C}$, until at $175^{\circ} \mathrm{C}$ the current has decreased to about 2.5 A . Above $175^{\circ} \mathrm{C}$, overtemperature shutdown (latch-OFF) occurs. This feature allows the device to remain in operation for a longer time with unexpected loads, while still retaining adequate protection for both the device and the load.

## FUNCTIONAL PIN DESCRIPTION

## POWERIANALOG GROUNDS (PGND AND AGND)

Power and analog ground pins. The power and analog ground pins should be connected together with a very low impedance connection.

## POSITIVE POWER SUPPLY (V+)

V+ pins are the power supply inputs to the device. All $\mathrm{V}+$ pins must be connected together on the printed circuit board with as short as possible traces offering as low impedance as possible between pins.
$\mathrm{V}+$ pins have an undervoltage threshold. If the supply voltage drops below a $\mathrm{V}+$ undervoltage threshold, the output power stage switches to a tri-state condition and the fault status flag is set and the Fault Status pin voltage switched to a logic Low. When the supply voltage returns to a level that is above the threshold, the power stage automatically resumes normal operation according to the established condition of the input pins and the fault status flag is automatically reset logic High.

## FAULT STATUS ( $\overline{F S}$ )

This pin is the device fault status output. This output is an active Low open drain structure requiring a pull-up resistor to 5.0 V. Refer to Table 5, Truth Table, page $\underline{12}$.

## LOGIC INPUT 1, 2 AND DISABLE1, 2 (IN1, IN2, D1, AND D2)

These pins are input control pins used to control the outputs. These pins are 5.0 V CMOS-compatible inputs with hysteresis. The IN1 and IN2 independently control OUT1 and OUT2, respectively. D1 and $\overline{\mathrm{D} 2}$ are complimentary inputs used to tri-state disable the H -Bridge outputs.

When either D1 or $\overline{\mathrm{D} 2}$ is set (D1 = logic High or $\overline{\mathrm{D} 2}=$ logic Low) in the disable state, outputs OUT1 and OUT2 are both tri-state disabled; however, the rest of the device circuitry is fully operational and the supply $\mathrm{I}_{\mathrm{Q} \text { (standby) }}$ current is reduced to a few milliamperes. Refer to Table 5, Truth Table, and Static Electrical Characteristics table, page $\underline{5}$.

## H-BRIDGE OUTPUT 1, 2 (OUT1 AND OUT2)

These pins are the outputs of the H -Bridge with integrated output FET body diodes. The bridge output is controlled using the IN1, IN2, D1, and $\overline{\text { D2 }}$ inputs. The outputs have active current limiting above 6.5 A. The outputs also have thermal shutdown (tri-state latch-OFF) with hysteresis as well as short circuit latch-OFF protection.

A disable timer (time $\mathrm{t}_{\mathrm{b}}$ ) incorporated to detect currents that are higher than active current limit is activated at each
output activation to facilitate detecting hard output short conditions (see Figure 9, page 9).

## CHARGE PUMP CAPACITOR (CCP)

Charge pump output pin. A filter capacitor (up to 33 nF ) can be connected from the $\mathrm{C}_{\mathrm{CP}}$ pin and PGND. The device can operate without the external capacitor, although the $\mathrm{C}_{\mathrm{CP}}$ capacitor helps to reduce noise and allows the device to perform at maximum speed, timing, and PWM frequency.

## FUNCTIONAL DEVICE OPERATION

## SHORT CIRCUIT PROTECTION

If an output short circuit condition is detected, the power outputs tri-state (latch-OFF) independent of the input (IN1 and IN2) states, and the fault status output flag is set logic Low. If the D1 input changes from logic High to logic Low, or if the $\overline{\mathrm{D} 2}$ input changes from logic Low to logic High, the output bridge will become operational again and the fault status flag will be reset (cleared) to a logic High state.

The output stage will always switch into the mode defined by the input pins (IN1, IN2, D1, and $\overline{\mathrm{D} 2}$ ), provided the device junction temperature is within the specified operating temperature.

## ACTIVE CURRENT LIMITING

The maximum current flow under normal operating conditions is internally limited to $\mathrm{I}_{\text {LIM }}(5.2 \mathrm{~A}$ to 7.8 A ). When the maximum current value is reached, the output stages are tri-stated for a fixed time $\left(\mathrm{t}_{\mathrm{a}}\right)$ of $20 \mu$ stypical. Depending on the time constant associated with the load characteristics, the current decreases during the tri-state duration until the next output ON cycle occurs (see Figures 9 and 12, page $\underline{9}$ and page 10, respectively).

The current limiting threshold value is dependent upon the device junction temperature. When $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<160^{\circ} \mathrm{C}$, $\mathrm{I}_{\text {LIM }}$ is between 5.2 A and 7.8 A. When $\mathrm{T}_{\mathrm{J}}$ exceeds $160^{\circ} \mathrm{C}$, the $\mathrm{I}_{\text {LIM }}$ current decreases linearly down to 2.5 A typical at $175^{\circ} \mathrm{C}$.
Above $175^{\circ} \mathrm{C}$ the device overtemperature circuit detects $\mathrm{T}_{\text {LIM }}$ and overtemperature shutdown occurs (see Figure 7, page 8 ). This feature allows the device to remain operational for a longer time but at a regressing output performance level at junction temperatures above $160^{\circ} \mathrm{C}$.

## OVERTEMPERATURE SHUTDOWN AND HYSTERESIS

If an overtemperature condition occurs, the power outputs are tri-state (latched-OFF) independent of the input signals and the fault status flag is set logic Low.

To reset from this condition, D1 must change from logic High to logic Low, or D2 must change from logic Low to logic High. When reset, the output stage switches ON again, provided that the junction temperature is now below the overtemperature threshold limit minus the hysteresis.

Note Resetting from the fault condition will clear the fault status flag.

## MAIN DIFFERENCES COMPARED TO MC33186DH1

- COD pin has been removed. Pin 8 is now a Do Not Connect (DNC) pin.
- Pin 20 is no longer connected in the 20 HSOP package. It is now a DNC pin.
- $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \mathrm{max}$ at $\mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}$ is now $225 \mathrm{~m} \Omega$ per each output transistor.
- Maximum temperature operation is now $160^{\circ} \mathrm{C}$, as minimum thermal shutdown temperature has increased.
- Current regulation limiting foldback is implemented above $160^{\circ} \mathrm{C} \mathrm{T}_{\mathrm{J}}$.
- Thermal resistance junction to case has been increased from $\sim 2.0^{\circ} \mathrm{C} / \mathrm{W}$ to $\sim 5.0^{\circ} \mathrm{C} / \mathrm{W}$.


## PERFORMANCE

The 33886 is designed for enhanced thermal performance. The significant feature of this device is the exposed copper pad on which the power die is soldered. This pad is soldered on a PCB to provide heat flow to ambient and also to provide thermal capacitance. The more copper area on the PCB, the better the power dissipation and transient behavior will be.

Example Characterization on a double-sided PCB: bottom side area of copper is $7.8 \mathrm{~cm}^{2}$; top surface is $2.7 \mathrm{~cm}^{2}$ (see Figure 21); grid array of 24 vias 0.3 mm in diameter.


Figure 21. PCB Test Layout

## TYPICAL APPLICATIONS

A typical application schematic is shown in Figure 23. For precision high-current applications in harsh, noisy
environments, the $\mathrm{V}+$ by-pass capacitor may need to be substantially larger.


Figure 23. 33886 Typical Application Schematic

## PACKAGING

## PACKAGE DIMENSIONS

Important For the most current revision of the package, visit www.freescale.com and perform a keyword search on 98ASH70702A listed below.

DH SUFFIX
VW (Pb-FREE) SUFFIX
20-PIN HSOP
PLASTIC PACKAGE
98ASH70702A
ISSUE A


NOTES:

1. CONTROLLING DIMENSION: MILLIMETER
2. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
3. DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.150 PER SIDE. DIMENSIONS D AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
5. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-
DIMENSION D DOES NOT INCLUDE TIEBAR PROTRUSIONS. ALLOWABLE TIEBAR PROTRUSIONS ARE 0.150 PER SIDE

|  | MILLIMETERS |  |
| :---: | :---: | :---: |
| DIM | MIN | MAX |
| A | 3.000 | 3.400 |
| A1 | 0.100 | 0.300 |
| A2 | 2.900 | 3.100 |
| A3 | 0.00 | 0.100 |
| D | 15.800 | 16.000 |
| D1 | 11.700 | 12.600 |
| D2 | 0.900 | 1.100 |
| E | 13.950 | 14.450 |
| E1 | 10.900 | 11.100 |
| E2 | 2.500 | 2.700 |
| E3 | 6.400 | 7.200 |
| E4 | 2.700 | 2.900 |
| L | 0.840 | 1.100 |
| L1 | 0.350 | BSC |
| b | 0.400 | 0.520 |
| b1 | 0.400 | 0.482 |
| c | 0.230 | 0.320 |
| c1 | 0.230 | 0.280 |
| e | 1.270 |  |

DETAIL Y

### 5.0 A H-BRIDGE

## THERMAL ADDENDUM - REVISION 2.0

## Introduction

This thermal addendum is provided as a supplement to the MC33186 technical data sheet. The addendum provides thermal performance information that may be critical in the design and development of system applications. All electrical, application, and packaging information is provided in the data sheet.

## Packaging and Thermal Considerations

The MC33186 is offered in a 20 pin HSOP exposed pad, single die package. There is a single heat source ( $P$ ), a single junction temperature $\left(T_{j}\right)$, and thermal resistance $\left(R_{\theta J A}\right)$.

$$
\left\{T_{J}\right\}=\left[R_{\theta J A}\right] \cdot\{P\}
$$

The stated values are solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an applicationspecific environment. Stated values were obtained by measurement and simulation according to the standards listed below.


## Standards

Table 6. Thermal Performance Comparison

| Thermal Resistance | $\left[{ }^{\circ} \mathbf{C} / \mathbf{W}\right]$ |
| :---: | :---: |
| $\mathrm{R}_{\theta \mathrm{JA}}{ }^{(1)(2)}$ | 20 |
| $\mathrm{R}_{\theta \mathrm{JB}}{ }^{(2)(3)}$ | 6.0 |
| $\mathrm{R}_{\theta \mathrm{JA}}{ }^{(1)(4)}$ | 52 |
| $\mathrm{R}_{\theta \mathrm{JC}}{ }^{(5)}$ | 1.0 |

NOTES:
1.Per JEDEC JESD51-2 at natural convection, still air condition.
2.2s2p thermal test board per JEDEC JESD51-5 and JESD51-7.
3.Per JEDEC JESD51-8, with the board temperature on the center trace near the center lead.
4.Single layer thermal test board per JEDEC JESD51-3 and JESD51-5.
5.Thermal resistance between the die junction and the exposed pad surface; cold plate attached to the package bottom side, remaining surfaces insulated.


Figure 24. Thermal Land Pattern for Direct Thermal Attachment According to JESD51-5


Figure 25. Thermal Test Board

## Device on Thermal Test Board

| Material: | Single layer printed circuit board <br> FR4, 1.6 mm thickness <br> Cu traces, 0.07 mm thickness |
| :--- | :--- |
| Outline: | $80 \mathrm{~mm} \times 100 \mathrm{~mm}$ board area, <br> including edge connector for thermal <br> testing |
| Area A: | Cu heat-spreading areas on board <br> surface |
| Ambient Conditions: | Natural convection, still air |

Table 7. Thermal Resistance Performance

| Thermal <br> Resistance | Area A (mm $\left.{ }^{2}\right)$ | ${ }^{\circ} \mathbf{C / W}$ |
| :---: | :---: | :---: |
| $\mathrm{R}_{\text {өJA }}$ | 0.0 | 52 |
|  | 300 | 36 |
|  | 600 | 32 |
|  | 0.0 | 10 |
|  | 300 | 7.0 |
|  | 600 | 6.0 |

$R_{\theta J \mathrm{~A}}$ is the thermal resistance between die junction and ambient air.
$R_{\theta J S}$ is the thermal resistance between die junction and the reference location on the board surface near a center lead of the package (see Figure 25).


Figure 26. Device on Thermal Test Board $\mathbf{R}_{\theta \mathrm{JA}}$


Figure 27. Transient Thermal Resistance $\mathbf{R}_{\theta \mathrm{JA}}$ Device on Thermal Test Board Area A = 600 ( $\mathrm{mm}^{2}$ )

## REVISION HISTORY

| REVISION | DATE | DESCRIPTION OF CHANGES |
| :---: | :--- | :--- |
| 7.0 | $7 / 2005$ | -Implemented Revision History page <br>  <br>  <br> 8.0 <br> Added Thermal Addendum <br> Converted to Freescale format |
| $2 / 2007$ | - Updated data sheet format <br> - Removed Peak Package Reflow Temperature During Reflow (solder reflow) parameter from <br> Maximum Ratings on page 4. Added note with instructions to obtain this information from <br> www.freescale.com. |  |

## How to Reach Us:

## Home Page:

www.freescale.com

## Web Support:

http://www.freescale.com/support
USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

## Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296380456 (English)
+46 852200080 (English)
+49 8992103559 (German)
+33 169354848 (French)
www.freescale.com/support

## Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120191014 or +81 354379125
support.japan@freescale.com

## Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 26668080
support.asia@freescale.com
For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405

Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http:// www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale ${ }^{\text {TM }}$ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

