



September 1996

## 74ABT16952 16-Bit Registered Transceiver with TRI-STATE® Outputs

### General Description

The 74ABT16952 is a 16-bit registered transceiver. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and TRI-STATE® output enable signals are provided for each register. The output pins are guaranteed to source 32 mA (24 mA mil.) and to sink 64 mA (48 mA mil.).

### Features

- Separate clock, clock enable and TRI-STATE output enable provided for each register
- A and B output sink capability of 64 mA source capability of 32 mA
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability

Commercial	Package Number	Package Description
74ABT16952CSSC (Note 1)	MS56A	56-Lead (0.300" Wide) Molded Shrink Small Outline, JEDEC (SSOP)
74ABT16952CMTD (Notes 1, 2)	MTD56	56-Lead Molded Thin Shrink Small Outline, JEDEC (TSSOP)


**Note 1:** Devices also available in 13" reel. Use suffix = SSCX and MTDX.

**Note 2:** Contact factory for package availability.

### Pin Descriptions

Pin Names	Description
A <sub>0</sub> -A <sub>16</sub>	Data Register A Inputs/ B-Register TRI-STATE Outputs
B <sub>0</sub> -B <sub>16</sub>	Data Register B Inputs/ A-Register TRI-STATE Outputs
CPAB <sub>n</sub> , CPBA <sub>n</sub>	Clock Pulse Inputs
CEA <sub>n</sub> , CEB <sub>n</sub>	Clock Enable
OEAB <sub>n</sub> , OEBA <sub>n</sub>	Output Enable Inputs

### Connection Diagram



TL/F/11647-1

TRI-STATE® is a registered trademark of National Semiconductor Corporation.



## Pin Descriptions (Continued)

### Output Control


$\overline{OE}$	Internal Q	Output	Function
H	X	Z	Disable Outputs
L	L	L	Enable Outputs
L	H	H	

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 Z = HIGH Impedance  
 $\swarrow$  = LOW-to-HIGH Transition  
 NC = No Change

### Register Function Table (Applies to A or B Register)

Inputs			Internal Q	Function
D	CP	$\overline{CE}$		
X	X	H	NC	Hold Data
L	$\swarrow$	L	L	Load Data
H	$\swarrow$	L	H	

## Block Diagram



n for either byte 1 or byte 2

TL/F/11647-2

## Absolute Maximum Ratings (Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias Plastic	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Any Output in the Disable or Power-Off State in the HIGH State	-0.5V to +5.5V -0.5V to V <sub>CC</sub>

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

Current Applied to Output in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
DC Latchup Source Current	-500 mA
Over Voltage Latchup (I/O)	10V

## Recommended Operating Conditions

Free Air Ambient Temperature Commercial	-40°C to +85°C
Supply Voltage Commercial	+4.5V to +5.5V
Minimum Input Edge Rate Data Input	( $\Delta V/\Delta t$ ) 50 mV/ns
Enable Input	20 mV/ns
Clock Input	100 mV/ns

## DC Electrical Characteristics

Symbol	Parameter	ABT16952			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA (Non I/O Pins)
V <sub>OH</sub>	Output HIGH Voltage	74ABT 74ABT	2.5 2.0				I <sub>OH</sub> = -3 mA (A <sub>n</sub> , B <sub>n</sub> ) I <sub>OH</sub> = -32 mA (A <sub>n</sub> , B <sub>n</sub> )
V <sub>OL</sub>	Output LOW Voltage	74ABT		0.55			I <sub>OL</sub> = 64 mA (A <sub>n</sub> , B <sub>n</sub> )
V <sub>ID</sub>	Input Leakage Test		4.75		V	0.0	I <sub>ID</sub> = 1.9 $\mu$ A (Non-I/O Pins) All Other Pins Grounded
I <sub>IH</sub>	Input HIGH Current			5	$\mu$ A	Max	V <sub>IN</sub> = 2.7V (Non-I/O Pins) (Note 2) V <sub>IN</sub> = V <sub>CC</sub> (Non-I/O Pins)
I <sub>BVI</sub>	Input HIGH Current Breakdown Test			7	$\mu$ A	Max	V <sub>IN</sub> = 7.0V (Non-I/O Pins)
I <sub>BVIT</sub>	Input HIGH Current Breakdown Test (I/O)			100	$\mu$ A	Max	V <sub>IN</sub> = 5.5V (A <sub>n</sub> , B <sub>n</sub> )
I <sub>IL</sub>	Input LOW Current			-5	$\mu$ A	Max	V <sub>IN</sub> = 0.5V (Non-I/O Pins) (Note 2) V <sub>IN</sub> = 0.0V (Non-I/O Pins)
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Current			50	$\mu$ A	0V-5.5V	V <sub>OUT</sub> = 2.7V (A <sub>n</sub> , B <sub>n</sub> ); OEA or OEB = 2.0V
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Current			-50	$\mu$ A	0V-5.5V	V <sub>OUT</sub> = 0.5V (A <sub>n</sub> , B <sub>n</sub> ); OEA or OEB = 2.0V
I <sub>OS</sub>	Output Short-Circuit Current		-100	-275	mA	Max	V <sub>OUT</sub> = 0V (A <sub>n</sub> , B <sub>n</sub> )
I <sub>CEX</sub>	Output HIGH Leakage Current			50	$\mu$ A	Max	V <sub>OUT</sub> = V <sub>CC</sub> (A <sub>n</sub> , B <sub>n</sub> )
I <sub>ZZ</sub>	Bus Drainage Test			100	$\mu$ A	0.0V	V <sub>OUT</sub> = 5.5V (A <sub>n</sub> , B <sub>n</sub> ); All Others GND
I <sub>CCH</sub>	Power Supply Current			1.0	mA	Max	All Outputs HIGH
I <sub>CCL</sub>	Power Supply Current			60	mA	Max	All Outputs LOW
I <sub>CCZ</sub>	Power Supply Current			1.0	mA	Max	Outputs TRI-STATE; All Others GND
I <sub>CCT</sub>	Additional I <sub>CC</sub> /Input			2.5	mA	Max	V <sub>I</sub> = V <sub>CC</sub> - 2.1V; All Others at V <sub>CC</sub> or GND

## DC Electrical Characteristics (Continued)

Symbol	Parameter	ABT16952			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
I <sub>CCD</sub>	Dynamic I <sub>CC</sub> No Load (Note 2)			0.18	mA/MHz	Max	Outputs Open OE <sub>A</sub> or OE <sub>B</sub> = GND, Non-I/O = GND or V <sub>CC</sub> One Bit toggling, 50% duty cycle (Note 1)

**Note 1:** For 8-bit toggling, I<sub>CCD</sub> < 1.4 mA/MHz.

**Note 2:** Guaranteed, but not tested.

## AC Electrical Characteristics

Symbol	Parameter	74ABT		74ABT		Units
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C V <sub>CC</sub> = 4.5V to 5.5V C <sub>L</sub> = 50 pF		
		Min	Max	Min	Max	
f <sub>max</sub>	Max Clock Frequency	200		200		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CPAB <sub>n</sub> or CPBA <sub>n</sub> to A <sub>n</sub> or B <sub>n</sub>	1.5 1.5	5.3 5.3	1.5 1.5	5.3 5.3	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OEAB <sub>n</sub> or OEBA <sub>n</sub> to A <sub>n</sub> or B <sub>n</sub>	1.5 1.5	5.5 5.5	1.5 1.5	5.5 5.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OEAB <sub>n</sub> or OEBA <sub>n</sub> to A <sub>n</sub> or B <sub>n</sub>	1.5 1.5	6.0 6.0	1.5 1.5	6.0 6.0	ns

## AC Operating Requirements


Symbol	Parameter	74ABT		74ABT		Units
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C V <sub>CC</sub> = 4.5V to 5.5V C <sub>L</sub> = 50 pF		
		Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW A <sub>n</sub> or B <sub>n</sub> to CPAB <sub>n</sub> or CPBA <sub>n</sub>	2.5 2.5		2.5 2.5		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW A <sub>n</sub> or B <sub>n</sub> to CPAB <sub>n</sub> or CPBA <sub>n</sub>	1.5 1.5		1.5 1.5		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW CE <sub>A</sub> <sub>n</sub> or CE <sub>B</sub> <sub>n</sub> to CPAB <sub>n</sub> or CPBA <sub>n</sub>	2.5 2.5		2.5 2.5		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW CE <sub>A</sub> <sub>n</sub> or CE <sub>B</sub> <sub>n</sub> to CPAB <sub>n</sub> or CPBA <sub>n</sub>	1.5 1.5		1.5 1.5		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	Pulse Width, HIGH or LOW to CPAB <sub>n</sub> or CPBA <sub>n</sub>	3.0 3.0		3.0 3.0		ns

## Capacitance

Symbol	Parameter	Typ	Units	Conditions $T_A = 25^\circ\text{C}$
$C_{IN}$	Input Capacitance	5	pF	$V_{CC} = 0\text{V}$ (Non I/O Pins)
$C_{I/O}$ (Note 1)	Output Capacitance	11	pF	$V_{CC} = 5.0\text{V}$ ( $A_n, B_n$ )

Note 1:  $C_{I/O}$  is measured at frequency  $f = 1\text{ MHz}$ , per MIL-STD-883B, Method 3012.


## AC Loading



TL/F/11647-3

\*Includes jig and probe capacitance

FIGURE 1. Standard AC Test Load




TL/F/11647-4

FIGURE 2a. Test Input Signal Levels


Amplitude	Rep. Rate	$t_W$	$t_r$	$t_f$
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 2b. Input Signal Requirements



TL/F/11647-5


FIGURE 3. Propagation Delay Waveforms for Inverting and Non-Inverting Functions



TL/F/11647-6


FIGURE 4. Propagation Delay, Pulse Width Waveforms

## AC Loading (Continued)



**FIGURE 5. TRI-STATE Output HIGH and LOW Enable and Disable Times**

TL/F/11647-7




**FIGURE 6. Setup Time, Hold Time and Recovery Time Waveforms**

TL/F/11647-8


## Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




TL/F/11647-9

**Physical Dimensions** inches (millimeters) unless otherwise noted



**56-Lead SSOP (0.300" Wide) (SS)  
74ABT16952CSSC or 74ABT16952CSSX  
NS Package Number MS56A**

**Physical Dimensions** millimeters (Continued)



**56-Lead Molded Thin Shrink Small Outline Package, JEDEC  
74ABT16952CMTD  
NS Package Number MTD56**

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**National Semiconductor Corporation**  
1111 West Bardin Road  
Arlington, TX 76017  
Tel: 1(800) 272-9959  
Fax: 1(800) 737-7018  
<http://www.national.com>

**National Semiconductor Europe**  
Fax: +49 (0) 180-530 85 86  
Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)  
Deutsch Tel: +49 (0) 180-530 85 85  
English Tel: +49 (0) 180-532 78 32  
Français Tel: +49 (0) 180-532 93 58  
Italiano Tel: +49 (0) 180-534 16 80

**National Semiconductor Hong Kong Ltd.**  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
Tel: 81-043-299-2308  
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.