捷多邦,专业PCB打样工厂,24小时加急出货74AC11074 查询74AC11074D供应商 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET SCAS499A - DECEMBER 1986 - REVISED APRIL 1996 D, N, OR PW PACKAGE Center-Pin V_{CC} and GND Configurations (TOP VIEW) Minimize High-Speed Switching Noise **EPIC[™]** (Enhanced-Performance Implanted 1PRE 14 1CLK CMOS) 1-µm Process 1Q 13 1D 2 500-mA Typical Latch-Up Immunity at 1Q 3 12 1CLR 125°C GND 4 11 V_{CC} Package Options Include Plastic 2Q 10 2 2 CLR 5 Small-Outline (D) and Thin Shrink 2Q 6 9 🛛 2 D Small-Outline (PW) Packages, and 2PRE 8 2CLK 7 Standard Plastic 300-mil DIPs (N)

description

This device contains two independent positive-edge-triggered D-type flip-flops. A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input that meets the setup-time requirements are transferred to the outputs on the low-to-high transition of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.

The 74AC11074 is characterized for operation from -40°C to 85°C.

	FUNCTION TABLE										
	INP	ουτ	PUT								
PRE	CLR	CLK	D	Q	Q						
L	Н	Х	Х	Н	L						
Н	L	Х	Х	L	н						
L	L	Х	Х	н†	H†						
Н	Н	î	Н	Н	L						
Н	Н	î	L	L	н						
Н	Н	L	Х	Q ₀	Q ₀						

[†] This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Cisa trademark of Texas Instruments Incorporated.



74AC11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SCAS499A – DECEMBER 1986 – REVISED APRIL 1996

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2):	D package 1.25 W
	N package 1.1 W
	PW package 0.5 W
Storage temperature range, T _{stg}	−65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



74AC11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET SCAS499A – DECEMBER 1986 – REVISED APRIL 1996

recommended	operating	conditions
	oporating	00110110110

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3	5	5.5	V
		$V_{CC} = 3 V$	2.1			
ViH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			V
	V_{IH} High-level input voltage V_{IL} Low-level input voltage V_{I} Input voltage V_{O} Output voltage I_{OH} High-level output current I_{OL} Low-level output current $\Delta t/\Delta v$ Input transition rise or fall rate	V _{CC} = 5.5 V	3.85			
		$V_{CC} = 3 V$			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$			1.35	V
VI		$V_{CC} = 5.5 V$			1.65	
VI	Input voltage		0		VCC	V
Vo	Output voltage		0		VCC	V
		$V_{CC} = 3 V$			-4	
ЮН	 IH High-level input voltage IL Low-level input voltage Input voltage O Output voltage OH High-level output current DL Low-level output current Input transition rise or fall rate 	$V_{CC} = 4.5 V$			-24	mA
		V _{CC} = 5.5 V			-24	
		V _{CC} = 3 V			12	
IOL	Low-level output current	$V_{CC} = 4.5 V$			24	mA
		V _{CC} = 5.5 V			24	
$\Delta t/\Delta v$	Input transition rise or fall rate	•	0		10	ns/V
ТА	Operating free-air temperature		-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T _A = 25°C		;	MIN	MAX	UNIT
PARAWETER			MIN	TYP	MAX	WIIN	IVIAA	UNIT
		3 V	2.9			2.9		
	I _{OH} = -50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
V _{OH}	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
		4.5 V	3.94			3.8		
	I _{OH} = -24 mA		4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
		3 V			0.1		0.1	
	I _{OL} = 50 μA				0.1		0.1	
					0.1		0.1	
V _{OL}	I _{OL} = 12 mA	3 V			0.36		0.44	V
	I _{OL} = 24 mA				0.36		0.44	
					0.36		0.44	
	I _{OL} = 75 mA [†]	5.5 V					1.65	
ΙĮ	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μA
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			4		40	μA
C _i	$V_{I} = V_{CC}$ or GND	5 V		3.5				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



74AC11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SCAS499A – DECEMBER 1986 – REVISED APRIL 1996

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (see Figure 1)

			T _A = 2	25°C	MIN	MAX	UNIT	
			MIN	MAX		IVIAA	UNIT	
fclock	Clock frequency		0	100	0	100	MHz	
	Pulse duration	PRE or CLR low	4		4			
tw	Pulse duration	CLK low or high	5		5		ns	
		Data high or low	5		5			
t _{su}	Setup time before CLK [↑]	PRE or CLR inactive	1		1		ns	
t _h	Hold time after CLK [↑]		0		0		ns	

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (see Figure 1)

			T _A = 2	25°C	MIN	МАХ	UNIT
			MIN	MAX		IVIAA	UNIT
fclock	Clock frequency		0	125	0	125	MHz
	Pulse duration	PRE or CLR low	4		4		ns
tw	Pulse duration	CLK low or CLK high	4		4		
	Octors there had one OLIK [↑]	Data high or low	3.5		3.5		20
^t su	Setup time before CLK [↑]	PRE or CLR inactive	1		1		ns
t _h	Hold time after CLK↑		0		0		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			MIN	МАХ	UNIT
PARAMETER			MIN	TYP	MAX		WAA	UNIT
fmax			100	125		100		MHz
^t PLH	PRE or CLR	Q or Q	1.5	5.8	9.3	1.5	10	ns
^t PHL			1.5	6.5	11.4	1.5	12.2	115
^t PLH	017	0	1.5	7.7	10.5	1.5	11.3	ns
^t PHL	CLK	Q or Q	1.5	7.3	9.7	1.5	10.6	115

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C			MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX		WAA	UNIT
fmax			125	150		125		MHz
^t PLH	PRE or CLR	Q or Q	1.5	4.2	6.6	1.5	7.1	ns
^t PHL			1.5	4.7	8.2	1.5	9	
^t PLH	CLK	Q or \overline{Q}	1.5	5.4	7.5	1.5	8.2	ns
^t PHL			1.5	5	6.9	1.5	7.5	115


operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CON	TYP	UNIT	
Cpd	Power dissipation capacitance	C _L = 50 pF,	f = 1 MHz	30	pF



74AC11074 **DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH CLEAR AND PRESET

SCAS499A - DECEMBER 1986 - REVISED APRIL 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns. C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated