查询74AC11086D供应商

捷多邦,专业PCB打样工厂,24小时加急出货74AC11086 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE


SCAS081A - NOVEMBER 1989 - REVISED APRIL 1996

 Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise 	D OR N PACKAGE (TOP VIEW)
 EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process 	
 500-mA Typical Latch-Up Immunity at 125°C 	1Y 2 15 2A 2Y 3 14 2B GND 4 13 V _{CC}
 Package Options Include Plastic Small-Outline (D) Packages and Standard Plastic 300-mil DIPs (N) 	GND 5 12 VCC 3Y 6 11 3A
description	4Y [] 7 10 [] 3B 4B [] 8 9 [] 4A

This device contains four independent 2-input exclusive-OR gates. It performs the Boolean function $Y = A \oplus B = \overline{AB} + A\overline{B}$ in positive logic.

A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

The 74AC11086 is characterized for operation from -40°C to 85°C.



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Cisa trademark of Texas Instruments Incorporated.



74AC11086 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

SCAS081A - NOVEMBER 1989 - REVISED APRIL 1996

logic diagram (positive logic)



exclusive-OR logic


An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

EXCLUSIVE OR




These are five equivalent exclusive-OR symbols valid for a 74AC11086 gate in positive logic; negation may be shown at any two ports.

LOGIC-IDENTITY ELEMENT




The output is active (high) if all inputs stand at the same logic level (i.e., A=B).

EVEN-PARITY ELEMENT



The output is active (high) if an even number of inputs (i.e., 0 or 2) are active (high).

ODD-PARITY ELEMENT



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active (high).

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$\dots -0.5$ V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	$\dots -0.5$ V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): D package	1.3 W
N package	1.1 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



74AC11086 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

SCAS081A - NOVEMBER 1989 - REVISED APRIL 1996

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3	5	5.5	V
		V _{CC} = 3 V	2.1			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			V
		V _{CC} = 5.5 V	3.85			
		V _{CC} = 3 V			0.9	
VIL	Low-level input voltage	V _{CC} = 4.5 V			1.35	V
		V _{CC} = 5.5 V			1.65	
VI	Input voltage		0		Vcc	V
Vo	Output voltage		0		Vcc	V
		V _{CC} = 3 V			-4	
IOH	High-level output current	V _{CC} = 4.5 V			-24	mA
		V _{CC} = 5.5 V			-24	
		V _{CC} = 3 V			12	
IOL	Low-level output current	V _{CC} = 4.5 V			24	mA
		V _{CC} = 5.5 V			24	
$\Delta t/\Delta v$	Input transition rise or fall rate	-	0		10	ns/V
Т _А	Operating free-air temperature		-40		85	°C

recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	Vee	Т	₄ = 25°C	;	MIN	MAX	UNIT
	TEST CONDITIONS	vcc	MIN	TYP	MAX		WAX	UNIT	
		3 V	2.9			2.9			
	I _{OH} = -50 μA	4.5 V	4.4			4.4			
		5.5 V	5.4			5.4			
VOH	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V	
		4.5 V	3.94			3.8			
	I _{OH} = -24 mA	5.5 V	4.94			4.8			
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85			
	I _{OL} = 50 μA	3 V			0.1		0.1		
		4.5 V			0.1		0.1		
					0.1		0.1		
VOL	I _{OL} = 12 mA	3 V			0.36		0.44	V	
	I _{OL} = 24 mA	4.5 V			0.36		0.44		
$I_{OL} = 75 \text{ mA}^{\dagger}$	-	5.5 V			0.36		0.44		
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65		
l	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1		±1	μΑ	
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40	μΑ	
Ci	$V_I = V_{CC}$ or GND	5 V		3.5				pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



74AC11086 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

SCAS081A - NOVEMBER 1989 - REVISED APRIL 1996

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT) MII	Т	₄ = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)		MIN	TYP	MAX		NIAA	UNIT
^t PLH	A or B	V	1.5	5.6	9.4	1.5	10.6	
^t PHL	AUB	Y	1.5	5.1	7.4	1.5	8.2	ns


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C		MIN	MIN MAX	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX		IVIAA	UNIT
^t PLH	A or B	V	1.5	3.8	6.8	1.5	7.6	
^t PHL	AUID	Y	1.5	3.8	6.2	1.5	6.8	ns

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS		TYP	UNIT
C _{pd}	Power dissipation capacitance per gate	C _L = 50 pF,	f = 1 MHz	27	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. $C_{\mbox{L}}$ includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated