查询74AC11244DB供应商

专业PCB打样工厂 ,24小时加急出货**74AC11244 OCTAL BUFFER/DRIVER** WITH 3-STATE OUTPU SCAS171B - MARCH 1987 - REVISED SEPTEMBER 1998

DB, DW, NT, OR PW PACKAGE EPIC[™] (Enhanced-Performance Implanted (TOP VIEW) CMOS) 1-um Process 3-State Outputs Drive Bus Lines or Buffer 24 10E 1Y1 [Memory Address Registers 23 A1A1 1Y2 Flow-Through Architecture Optimizes PCB 1Y3 3 22 1 1A2 Layout 1Y4 4 21 1A3 Center-Pin V_{CC} and GND Pin GND 5 20 **1**A4 **Configurations Minimize High-Speed** 19 VCC GND 6 **Switching Noise** 18 🛛 V_{CC} GND 17 500-mA Typical Latch-Up Immunity at GND 18 17 2A1 125°C 2Y1 🛛 9 16 2A2 2Y2 10 15 2A3 Package Options Include Plastic 2Y3 11 14 🛛 2A4 Small-Outline (DW), Shrink Small-Outline 13 20E 2Y4 [12 (DB), and Thin Shrink Small-Outline (PW) WWW.DZSC.CO Packages, and Standard Plastic DIPs (NT)

description

The 74AC11244 is an octal buffer or line driver designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as two 4-bit buffers or one 8-bit buffer, with active-low output-enable (\overline{OE}) inputs.

When OE is low, the device passes noninverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The 74AC11244 is characterized for operation from -40°C to 85°C.

	FUNCTION TABLE (each driver)										
h	INPU	JTS	OUTPUT								
	OE	А	Y								
	L	Н	Н								
	L	L	L								
	Н	Х	Z								




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cis a trademark of Texas Instruments Incorporated.




74AC11244 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS SCAS171B – MARCH 1987 – REVISED SEPTEMBER 1998


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Input voltage range, V _I (see Note 1) Output voltage range, V _O (see Note 1) Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC}) Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) Continuous output current, I _O (V _O = 0 to V _{CC}) Continuous current through V _{CC} or GND Package thermal impedance, θ_{JA} (see Note 2):	-0.5 V to 7 V -0.5 V to V _{CC} + 0.5 V -0.5 V to V _{CC} + 0.5 V ±20 mA ±50 mA ±50 mA ±200 mA DB package 104°C/W DW package 81°C/W PW package 120°C/W NT package 67°C/W
	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



74AC11244 **OCTAL BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCAS171B – MARCH 1987 – REVISED SEPTEMBER 1998

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	V
		$V_{CC} = 3 V$	2.1			
V_{IH}		$V_{CC} = 4.5 V$	3.15			V
		V _{CC} = 5.5 V	3.85			
		$V_{CC} = 3 V$			0.9	
VIL	Low-level input voltage $V_{CC} = 4.5 V$			1.35	V	
		V _{CC} = 5.5 V			1.65	
VI	Input voltage	-	0		VCC	V
VO	Output voltage		0		VCC	V
		$V_{CC} = 3 V$			-4	
VIH VIL VO IOH	High-level output current	V _{CC} = 4.5 V			-24	mA
		V _{CC} = 5.5 V			-24	
		V _{CC} = 3 V			12	
IOL	Low-level output current	V _{CC} = 4.5 V			24	mA
		V _{CC} = 5.5 V			24	
$\Delta t/\Delta v$	Input transition rise or fall rate	•	0		10	ns/V
Т _А	Operating free-air temperature		-40		85	°C

recommended operating conditions (see Note 3)

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	N	T _A = 25°C			MIN	MAY	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP M	IAX		MAX 0.1 0.1 0.44 0.44 1.65 ±1 ±5 80	UNIT
		3 V	2.9			2.9		
	I _{OH} = -50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
VOH	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
		4.5 V	3.94			3.8		
	$I_{OL} = -24 \text{ mA}$	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I _{OL} = 50 μA	3 V			0.1		0.1	v
		4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
VOL	I _{OL} = 12 mA	3 V		C).36		0.44	
	$l_{\rm m} = 24$ mA	4.5 V		C).36		0.44	
	I _{OL} = 24 mA	5.5 V		C	0.36		0.44	
	I _{OL} = 75 mA [†]	5.5 V					1.65	
lj	$V_I = V_{CC}$ or GND	5.5 V		±	±0.1		±1	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V		±	0.5		±5	μA
Icc	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		80	μA
Ci	$V_I = V_{CC}$ or GND	5 V		4				pF
Co	$V_{O} = V_{CC} \text{ or } GND$	5 V		10				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	T _A = 25°C			MIN	МАХ	UNIT
PARAMETER	(INPUT)		MIN	TYP	MAX		IVIAA	UNIT
^t PLH	A	v	1.5	7.1	9.3	1.5	10.2	ns
^t PHL		I	1.5	6.3	8.6	1.5	9.5	
^t PZH	ŌĒ	V	1.5	8	10.7	1.5	11.8	ns
^t PZL		I	1.5	7.9	10.6	1.5	11.9	113
^t PHZ	OE	v	1.5	5.9	7.9	1.5	8.3	ns
^t PLZ		1	1.5	7.2	9.4	1.5	9.9	115


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			MIN	мах	UNIT
PARAMETER			MIN	TYP	MAX		IVIAA	UNIT
^t PLH	A	v	1.5	4.9	6.7	1.5	7.3	ns
^t PHL			1.5	4.5	6.4	1.5	6.9	
^t PZH	ŌĒ	v	1.5	5.4	7.7	1.5	8.5	ns
^t PZL		T	1.5	5.4	7.6	1.5	8.5	115
^t PHZ	ŌĒ	v	1.5	5.2	7	1.5	7.3	ns
^t PLZ		I	1.5	5.8	7.8	1.5	8.2	115

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER			TEST CO	NDITIONS	TYP	UNIT
C _{pd}	Dower dissinction conscitutes per buffer/driver	Outputs enabled	$C_{1} = 50 \text{ pF}$	f = 1 MHz	27	pF
	Power dissipation capacitance per buffer/driver	Outputs disabled	C _L = 50 pF,		9	







PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated