74AUP2G126

Low-power dual buffer/line driver; 3-state

Rev. 01 — 9 October 2006

Product data sheet

General description

The 74AUP2G126 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire V_{CC} range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire V_{CC} range from 0.8 V to 3.6 V. This device is fully specified for partial Power-down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

The 74AUP2G126 provides the dual non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (nOE). A LOW level at pin nOE causes the output to assume a high-impedance OFF-state. This device has the input-disable feature, which allows floating input signals. The inputs are disabled when the output enable input nOE is LOW.

Features 2.

- Wide supply voltage range from 0.8 V to 3.6 V
- High noise immunity
- Complies with JEDEC standards:
 - ◆ JESD8-12 (0.8 V to 1.3 V)
 - ◆ JESD8-11 (0.9 V to 1.65 V)
 - ◆ JESD8-7 (1.2 V to 1.95 V)
 - ◆ JESD8-5 (1.8 V to 2.7 V)
 - ◆ JESD8-B (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114-D Class 3A exceeds 4000 V
 - MM JESD22-A115-A exceeds 200 V
 - ◆ CDM JESD22-C101-C exceeds 1000 V
- Low static power consumption; $I_{CC} = 0.9 \,\mu\text{A}$ (maximum)
- Latch-up performance exceeds 100 mA per JESD 78 Class II Inputs accept voltages up to 3.6 17
- Inputs accept voltages up to 3.6 V
- Low noise overshoot and undershoot < 10 % of V_{CC}
- Input-disable feature allows floating input conditions
- I_{OFF} circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C





3. Ordering information

Table 1. Ordering information


Type number	Package								
	Temperature range	Name	Description	Version					
74AUP2G126DC	–40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm	SOT765-1					
74AUP2G126GT	–40 °C to +125 °C	XSON8	plastic extremely thin small outline package; no leads; 8 terminals; body 1 \times 1.95 \times 0.5 mm	SOT833-1					
74AUP2G126GM	–40 °C to +125 °C	XQFN8	plastic extremely thin quad flat package; no leads; 8 terminals; body 1.6 \times 1.6 \times 0.5 mm	SOT902-1					

4. Marking

Table 2. Marking


Type number	Marking code
74AUP2G126DC	p26
74AUP2G126GT	p26
74AUP2G126GM	p26


5. Functional diagram



6. Pinning information

6.1 Pinning





6.2 Pin description

Table 3. Pin description

Symbol	Pin		Description
	SOT765-1/SOT833-1	SOT902-1	
10E	1	7	output enable input 1OE (active HIGH)
1A	2	6	data input 1A
2Y	3	5	data output 2Y
GND	4	4	ground (0 V)
2A	5	3	data input 2A
1Y	6	2	data output 1Y
20E	7	1	output enable input 2OE (active HIGH)
V _{CC}	8	8	supply voltage

7. Functional description

Table 4. Function table[1]

Input		Output
nOE	nA	nY
Н	L	L
Н	Н	Н
L	X	Z

[1] H = HIGH voltage level;

L = LOW voltage level;

X = Don't care;

Z = high-impedance OFF-state.

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

					-
Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+4.6	V
I_{IK}	input clamping current	V _I < 0 V	-	-50	mA
V_{I}	input voltage		[<u>1]</u> -0.5	+4.6	V
I_{OK}	output clamping current	V _O < 0 V	-	-50	mA
Vo	output voltage	Active mode and Power-down mode	<u>[1]</u> –0.5	+4.6	V
Io	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±20	mA
I _{CC}	supply current		-	+50	mA
I_{GND}	ground current		-	-50	mA
T_{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	T_{amb} = -40 °C to +125 °C	[2] -	250	mW

^[1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		0.8	3.6	V
VI	input voltage		0	3.6	V
Vo	output voltage	Active mode	0	V_{CC}	V
		Power-down mode; $V_{CC} = 0 \text{ V}$	0	3.6	V
T _{amb}	ambient temperature		-40	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 0.8 \text{ V to } 3.6 \text{ V}$	0	200	ns/V

10. Static characteristics

Table 7. Static characteristics

°C					
HIGH-level input voltage	V _{CC} = 0.8 V	$0.70 \times V_0$	cc -	-	V
	$V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_0$	cc -	-	V
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.6	-	-	V
	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	2.0	-	-	V
LOW-level input voltage	$V_{CC} = 0.8 \text{ V}$	-	-	$0.30 \times V_{CC}$	V
	$V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$	-	-	$0.35 \times V_{CC}$	V
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.7	V
	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	-	-	0.9	V
		$V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 0.8 \text{ V}$ $V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} = 0.9 \text{ V to } 1.95 \text{ V} \\ V_{CC} = 2.3 \text{ V to } 2.7 \text{ V} \\ V_{CC} = 3.0 \text{ V to } 3.6 \text{ V} \\ 2.0 \\ \text{LOW-level input voltage} \\ V_{CC} = 0.8 \text{ V} \\ V_{CC} = 0.9 \text{ V to } 1.95 \text{ V} \\ V_{CC} = 2.3 \text{ V to } 2.7 \text{ V} \\ -$	$V_{CC} = 0.9 \text{ V to } 1.95 \text{ V} \qquad 0.65 \times V_{CC} - 0.00 \text{ V to } 2.7 \text{ V} \qquad 1.6 - 0.00 \text{ C} = 0.00 \text{ V to } 3.6 \text{ V} \qquad 0.65 \times V_{CC} - 0.00 \text{ C} = 0.00 \text{ V to } 3.6 \text{ V} \qquad 0.00 \text{ C} = 0.00 \text{ V} = 0.00$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

^[2] For VSSOP8 packages: above 110 °C the value of P_{tot} derates linearly with 8.0 mW/K.
For XSON8 and XQFN8 packages: above 45 °C the value of P_{tot} derates linearly with 2.4 mW/K.

 Table 7.
 Static characteristics ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_{O} = -20 \mu A$; $V_{CC} = 0.8 \text{ V}$ to 3.6 V	$V_{CC}-0.1$	-	-	V
		$I_O = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	$0.75 \times V_{CC}$	-	-	V
		$I_O = -1.7 \text{ mA}$; $V_{CC} = 1.4 \text{ V}$	1.11	-	-	V
		$I_O = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.32	-	-	V
		$I_O = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	2.05	-	-	V
		$I_O = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9	-	-	V
		$I_{O} = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.72	-	-	V
		$I_O = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.6	-	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		I_O = 20 μ A; V_{CC} = 0.8 V to 3.6 V	-	-	0.1	V
		$I_O = 1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	-	-	$0.3 \times V_{CC}$	V
		$I_O = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	-	-	0.31	V
		$I_O = 1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.31	V
		$I_O = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.31	V
		$I_O = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.44	V
		$I_O = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.31	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.44	V
I _I	input leakage current	V_I = GND to 3.6 V; V_{CC} = 0 V to 3.6 V	-	-	±0.1	μΑ
l _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V to 3.6 V	-	-	±0.1	μΑ
l _{OFF}	power-off leakage current	V_I or $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V	-	-	±0.2	μΑ
ΔI_{OFF}	additional power-off leakage current	V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	-	-	±0.2	μΑ
I _{CC}	supply current	V_I = GND or V_{CC} ; I_O = 0 A; V_{CC} = 0.8 V to 3.6 V	-	-	0.5	μΑ
ΔI_{CC}	additional supply current	data input; $V_I = V_{CC} - 0.6 \text{ V}$; $I_O = 0 \text{ A}$; $V_{CC} = 3.3 \text{ V}$	[1] -	-	40	μΑ
		nOE input; $V_I = V_{CC} - 0.6 \text{ V}$; $I_O = 0 \text{ A}$; $V_{CC} = 3.3 \text{ V}$	[1] -	-	110	μΑ
		all inputs; $V_I = GND$ to 3.6 V; nOE = GND; $V_{CC} = 0.8$ V to 3.6 V	[2] -	-	1	μΑ
Cı	input capacitance	V_{CC} = 0 V to 3.6 V; V_{I} = GND or V_{CC}	-	0.9	-	рF
Co	output capacitance	output enabled; $V_O = GND$; $V_{CC} = 0 V$	-	1.7	-	pF
		output disabled; $V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_O = \text{GND or } V_{CC}$	-	1.5	-	pF
T _{amb} = -	40 °C to +85 °C					
V _{IH}	HIGH-level input voltage	V _{CC} = 0.8 V	$0.70 \times V_{CC}$	-	-	V
		V _{CC} = 0.9 V to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		V _{CC} = 2.3 V to 2.7 V	1.6	-	-	V

 Table 7.
 Static characteristics ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{IL}	LOW-level input voltage	$V_{CC} = 0.8 \text{ V}$	-	-	$0.30 \times V_{CC}$	V
		$V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$	-	-	$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.7	V
		V _{CC} = 3.0 V to 3.6 V	-	-	0.9	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = -20 \mu A$; $V_{CC} = 0.8 \text{ V}$ to 3.6 V	$V_{CC}-0.1$	-	-	٧
		$I_O = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	$0.7 \times V_{CC}$	-	-	٧
		$I_{O} = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	1.03	-	-	٧
		$I_{O} = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.30	-	-	V
		$I_{O} = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.97	-	-	V
		$I_{O} = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.85	-	-	V
		$I_{O} = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.67	-	-	٧
		$I_O = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.55	-	-	٧
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 20 \mu A$; $V_{CC} = 0.8 \text{ V to } 3.6 \text{ V}$	-	-	0.1	V
		I _O = 1.1 mA; V _{CC} = 1.1 V	-	-	$0.3 \times V_{CC}$	V
		I _O = 1.7 mA; V _{CC} = 1.4 V	-	-	0.37	V
		$I_O = 1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.35	V
		$I_O = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.33	V
		$I_O = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.45	V
		$I_O = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.33	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.45	V
ı	input leakage current	$V_{I} = GND \text{ to } 3.6 \text{ V}; V_{CC} = 0 \text{ V to } 3.6 \text{ V}$	-	-	±0.5	μΑ
loz	OFF-state output current	$V_I = V_{IH} \text{ or } V_{IL}; V_O = 0 \text{ V to } 3.6 \text{ V}; V_{CC} = 0 \text{ V to } 3.6 \text{ V}$	-	-	±0.5	μΑ
OFF	power-off leakage current	V_1 or $V_0 = 0 \text{ V}$ to 3.6 V; $V_{CC} = 0 \text{ V}$	-	-	±0.5	μΑ
ΔI_{OFF}	additional power-off leakage current	$V_1 \text{ or } V_0 = 0 \text{ V to } 3.6 \text{ V};$ $V_{CC} = 0 \text{ V to } 0.2 \text{ V}$	-	-	±0.6	μA
СС	supply current	V _I = GND or V _{CC} ; I _O = 0 A; V _{CC} = 0.8 V to 3.6 V	-	-	0.9	μΑ
Δl _{CC}	additional supply current	data input; $V_I = V_{CC} - 0.6 \text{ V}$; $I_O = 0 \text{ A}$; $V_{CC} = 3.3 \text{ V}$	<u>[1]</u> -	-	50	μΑ
		nOE input; $V_I = V_{CC} - 0.6 \text{ V}$; $I_O = 0 \text{ A}$; $V_{CC} = 3.3 \text{ V}$	[1] -	-	120	μΑ
		all inputs; $V_I = GND$ to 3.6 V; $nOE = GND$; $V_{CC} = 0.8$ V to 3.6 V	[2] -	-	1	μΑ
Γ _{amb} = -	40 °C to +125 °C					
√ _{IH}	HIGH-level input voltage	V _{CC} = 0.8 V	$0.75 \times V_{CC}$	-	-	V
		V _{CC} = 0.9 V to 1.95 V	0.70 × V _{CC}	-	-	V
		V _{CC} = 2.3 V to 2.7 V	1.6	-	-	V
		V _{CC} = 3.0 V to 3.6 V	2.0			V

 Table 7.
 Static characteristics ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{IL}	LOW-level input voltage	$V_{CC} = 0.8 V$	-	-	$0.25 \times V_{CC}$	V
		$V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$	-	-	$0.30 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V	-	-	0.7	V
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	0.9		V	
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = -20~\mu\text{A};~V_{CC} = 0.8~V$ to 3.6 V	V _{CC} – 0.11	-	-	V
		$I_{O} = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	$0.6 \times V_{CC}$	-	-	V
		$I_{O} = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	0.93	-	-	V
		$I_{O} = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.17	-	-	V
		$I_{O} = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.77	-	-	V
		$I_{O} = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.67	-	-	V
		$I_{O} = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.40	-	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.30	-	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		I_O = 20 μ A; V_{CC} = 0.8 V to 3.6 V	-	-	0.11	V
		$I_O = 1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	-	-	$0.33 \times V_{CC}$	V
		$I_O = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	-	-	0.41	V
		$I_O = 1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.39	V
		I_{O} = 2.3 mA; V_{CC} = 2.3 V	-	-	0.36	V
		$I_{O} = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.50	V
		$I_{O} = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	V
		$I_{O} = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.50	V
I _I	input leakage current	V_I = GND to 3.6 V; V_{CC} = 0 V to 3.6 V	-	-	±0.75	μΑ
I _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V to 3.6 V	-	-	±0.75	μΑ
I _{OFF}	power-off leakage current	V_I or $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V	-	-	±0.75	μΑ
ΔI_{OFF}	additional power-off leakage current	V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	-	-	±0.75	μΑ
I _{CC}	supply current	$V_{I} = GND \text{ or } V_{CC}; I_{O} = 0 \text{ A};$ $V_{CC} = 0.8 \text{ V to } 3.6 \text{ V}$	-	-	1.4	μΑ
ΔI_{CC}	additional supply current	data input; $V_I = V_{CC} - 0.6 \text{ V}$; $I_O = 0 \text{ A}$; $V_{CC} = 3.3 \text{ V}$	[1] -	-	75	μΑ
		nOE input; $V_I = V_{CC} - 0.6 \text{ V}$; $I_O = 0 \text{ A}$; $V_{CC} = 3.3 \text{ V}$	[1] -	-	180	μΑ
		all inputs; V_I = GND to 3.6 V; nOE = GND; V_{CC} = 0.8 V to 3.6 V	[2] -	-	1	μΑ

^[1] One input at V_{CC} – 0.6 V, other input at V_{CC} or GND.

^[2] To show $\ensuremath{I_{CC}}$ remains very low when the input-disable feature is enabled.

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Symbol	Parameter	Conditions		25 °C		-40 °C to +125 °C			Unit
			Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
C _L = 5 pl	F			'					
t _{pd}	propagation delay	nA to nY; see Figure 6	<u>:]</u>						
		$V_{CC} = 0.8 \text{ V}$	-	20.6	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	2.8	5.5	10.5	2.5	11.7	12.9	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	2.2	3.9	6.1	2.0	7.3	8.1	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	1.9	3.2	4.1	1.7	6.1	6.7	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.6	2.6	3.6	1.4	4.3	4.9	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.4	2.4	3.1	1.2	3.9	4.4	ns
t _{en} ena	enable time	nOE to nY; see Figure 7	<u>B]</u>						
		$V_{CC} = 0.8 V$	-	71.6	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	2.8	6.2	12.4	2.6	13.6	13.6	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	2.3	4.2	6.9	2.2	7.4	7.7	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	1.9	3.3	5.3	1.7	5.9	6.2	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.5	2.4	3.6	1.4	3.8	4.1	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.3	2.0	2.9	1.2	3.2	3.4	ns
t _{dis}	disable time	nOE to nY; see Figure 7	<u> </u>						
		$V_{CC} = 0.8 V$	-	10.3	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	2.6	4.2	6.2	2.9	6.4	6.5	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	2.1	3.2	4.4	2.2	4.6	4.7	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	2.1	3.1	4.4	1.7	4.6	4.8	ns
		V_{CC} = 2.3 V to 2.7 V	1.7	2.4	3.2	1.4	3.4	3.6	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	2.1	2.8	3.6	1.2	3.7	3.8	ns
C _L = 10	ρF								
t_{pd}	propagation delay	nA to nY; see Figure 6	<u>!]</u>						
		$V_{CC} = 0.8 V$	-	24.0	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	3.2	6.4	12.3	3.0	13.8	15.2	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	2.1	4.5	7.3	1.9	8.5	9.4	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	1.9	3.8	5.5	1.7	6.8	7.6	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	2.1	3.2	4.2	1.6	5.3	5.9	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.8	3.0	3.8	1.6	4.6	5.2	ns

Table 8. Dynamic characteristics ...continued Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 8</u>.

Symbol	Parameter	Conditions			25 °C		-4	l0 °C to +1	25 °C	Unit
			r	Vlin	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
t _{en}	enable time	nOE to nY; see Figure 7	3]							
		$V_{CC} = 0.8 V$		-	75.3	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$;	3.2	7.1	14.1	3.0	15.4	15.4	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	2	2.2	4.8	8.0	2.1	8.3	8.6	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		1.8	3.9	5.9	1.7	6.5	6.8	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.5	2.9	4.2	1.4	4.5	4.8	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.4	2.6	3.6	1.3	3.8	4.0	ns
t _{dis}	disable time	nOE to nY; see Figure 7	4]							
		$V_{CC} = 0.8 V$		-	12.2	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$;	3.5	5.3	7.6	3.3	7.9	7.9	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$:	2.2	4.1	5.6	2.1	5.7	5.9	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$:	2.4	4.2	5.7	1.7	5.8	6.0	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.9	3.2	4.1	1.4	4.3	4.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$:	2.4	4.1	5.0	1.3	5.2	5.3	ns
C _L = 15	pF									
t _{pd}	propagation delay	nA to nY; see Figure 6	2]							
		$V_{CC} = 0.8 V$		-	27.4	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$;	3.6	7.2	14.1	3.3	15.8	17.5	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$;	3.0	5.1	8.1	2.5	9.8	10.9	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$:	2.2	4.3	6.3	2.0	7.9	8.8	ns
		V_{CC} = 2.3 V to 2.7 V	:	2.0	3.7	4.9	1.8	6.0	6.7	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$:	2.0	3.5	4.4	1.8	5.4	6.1	ns
t _{en}	enable time	nOE to nY; see Figure 7	3]							
		$V_{CC} = 0.8 \text{ V}$		-	79.2	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$,	3.6	7.8	15.8	3.3	17.1	17.1	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$;	3.0	5.4	8.8	2.9	9.4	9.7	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$:	2.1	4.3	6.7	2.0	7.3	7.7	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.8	3.4	4.8	1.7	5.2	5.6	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.6	3.1	4.1	1.5	4.5	4.7	ns
t _{dis}	disable time	nOE to nY; see Figure 7	<u>4]</u>							
		$V_{CC} = 0.8 \text{ V}$		-	14.9	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	-	4.3	6.4	8.5	3.7	9.3	9.4	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		3.0	5.0	6.6	2.5	6.9	7.0	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		3.1	5.4	6.6	2.0	7.4	7.5	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2.4	4.0	5.0	1.7	5.1	5.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		3.2	5.3	6.2	1.5	6.7	6.9	ns

Table 8. Dynamic characteristics ...continued Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 8</u>.

Symbol	Parameter	Conditions		25 °C		_4	Unit		
			Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
$C_L = 30$	ρF								
t _{pd}	propagation delay	nA to nY; see Figure 6							
		$V_{CC} = 0.8 \text{ V}$	-	37.4	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	4.8	9.5	18.7	4.4	21.4	24.0	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	4.0	6.7	10.8	3.0	13.0	14.5	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	2.9	5.6	8.4	2.6	10.3	11.5	ns
		V_{CC} = 2.3 V to 2.7 V	2.7	4.8	6.3	2.5	7.8	8.7	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	2.7	4.6	5.8	2.5	7.0	8.3	ns
t _{en}	enable time	nOE to nY; see Figure 7							
		$V_{CC} = 0.8 \text{ V}$	-	90.6	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	4.7	10.0	20.4	4.3	22.0	22.0	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	3.0	6.9	11.3	3.7	12.0	12.5	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	2.6	5.6	8.6	3.2	9.5	10.1	ns
		V_{CC} = 2.3 V to 2.7 V	2.3	4.5	6.3	2.9	6.8	7.3	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	2.2	4.2	5.8	2.7	6.4	6.7	ns
t _{dis}	disable time	nOE to nY; see Figure 7							
		$V_{CC} = 0.8 \text{ V}$	-	51.6	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	6.0	9.8	13.6	4.7	14.3	14.4	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	4.5	7.7	10.5	3.0	10.7	11.0	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	5.2	8.8	11.4	2.6	11.5	11.6	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	3.9	6.4	7.4	2.3	9.0	10.2	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	5.5	9.0	10.7	2.2	10.8	12.0	ns

Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Symbol	Parameter	Conditions		25 °C			-4	Unit		
				Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
$C_L = 5 pl$	F, 10 pF, 15 pF and	30 pF							'	
		output enabled; $f_i = 1 \text{ MHz}$; $V_I = \text{GND to } V_{CC}$	<u>[5]</u>							
		$V_{CC} = 0.8 \text{ V}$		-	2.7	-	-	-	-	pF
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$		-	2.8	-	-	-	-	pF
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-	2.9	-	-	-	-	pF
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-	3.0	-	-	-	-	pF
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-	3.6	-	-	-	-	pF
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	4.2	-	-	-	-	pF

- [1] All typical values are measured at nominal V_{CC} .
- [2] t_{pd} is the same as t_{PLH} and t_{PHL} .
- [3] t_{en} is the same as t_{PZH} and t_{PZL} .
- [4] t_{dis} is the same as t_{PHZ} and t_{PLZ} .
- [5] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;


C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L\times V_{CC}{}^2\times f_o)$ = sum of the outputs.

12. Waveforms




Measurement points are given in Table 9.

Logic levels: V_{OL} and V_{OH} are typical output voltage drop that occur with the output load.

Fig 6. The data input (nA) to output (nY) propagation delays

Table 9. Measurement points

Supply voltage	Output	Input		
V _{CC}	V _M	V _M	VI	$t_r = t_f$
0.8 V to 3.6 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V _{CC}	≤ 3.0 ns



Measurement points are given in Table 10.

Logic levels: V_{OL} and V_{OH} are typical output voltage drop that occur with the output load.


Fig 7. Enable and disable times

Table 10. Measurement points

Supply voltage	Input	Output	Output					
V _{CC}	V _M	V _M	V _X	V _Y				
0.8 V to 1.6 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V _{OL} + 0.1 V	V _{OH} – 0.1 V				
1.65 V to 2.7 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	$V_{OL} + 0.15 V$	$V_{OH} - 0.15 V$				
3.0 V to 3.6 V	$0.5 \times V_{\text{CC}}$	$0.5 \times V_{CC}$	$V_{OL} + 0.3 V$	V _{OH} – 0.3 V				

74AUP2G126

Low-power dual buffer/line driver; 3-state



Test data is given in Table 11.

Definitions for test circuit:

R_L = Load resistance.

NXP Semiconductors

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to the output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 8. Load circuitry for switching times

Table 11. Test data


Supply voltage	Load		V _{EXT}				
V _{CC}	CL	R _L [1]	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}		
0.8 V to 3.6 V	5 pF, 10 pF, 15 pF and 30 pF	5 k Ω or 1 M Ω	open	GND	$2 \times V_{CC}$		

[1] For measuring enable and disable times R_L = 5 $k\Omega$, for measuring propagation delays, setup and hold times and pulse width R_L = 1 $M\Omega$.

13. Package outline

VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm

SOT765-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1	0.15 0.00	0.85 0.60	0.12	0.27 0.17	0.23 0.08	2.1 1.9	2.4 2.2	0.5	3.2 3.0	0.4	0.40 0.15	0.21 0.19	0.2	0.13	0.1	0.4 0.1	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

	REFER	ENCES		EUROPEAN	ISSUE DATE	
IEC	JEDEC	JEITA	PROJECTION		1330E DATE	
	MO-187				02-06-07	
	IEC	IEC JEDEC		IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION	

Fig 9. Package outline SOT765-1 (VSSOP8)

15 of 19

Low-power dual buffer/line driver; 3-state




Fig 10. Package outline SOT833-1 (XSON8)

Product data sheet

16 of 19

Low-power dual buffer/line driver; 3-state




Fig 11. Package outline SOT902-1 (XQFN8)

Product data sheet

14. Abbreviations

Table 12. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AUP2G126_1	20061009	Product data sheet	-	-

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

18. Contents

1	General description
2	Features
3	Ordering information
4	Marking 2
5	Functional diagram 2
6	Pinning information 2
6.1	Pinning
6.2	Pin description
7	Functional description 3
8	Limiting values 4
9	Recommended operating conditions 4
10	Static characteristics 4
11	Dynamic characteristics 8
12	Waveforms
13	Package outline
14	Abbreviations
15	Revision history
16	Legal information
16.1	Data sheet status
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks18
17	Contact information 18
18	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

