#### 查询74AC11374DW供应商

#### 捷多邦,专业PCB打样工厂,24小时加急出货74AC11374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS SCAS214A – JULY 1987 – REVISED APRIL 1996

The second se		

<ul> <li>Eight D-Type Flip-Flops in a Single Package</li> <li>3-State Bus-Driving True Outputs</li> </ul>	DB, DW, OR NT PACKAGE (TOP VIEW)					
Full Parallel Access for Loading						
<ul> <li>Flow-Through Architecture Optimizes PCB Layout</li> </ul>	2Q[] 2 23 ] 1D 3Q[] 3 22 ] 2D					
Center-Pin V <sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise	4Q[]         4         21         3D           GND[]         5         20         4D					
● EPIC <sup>™</sup> (Enhanced-Performance Implanted CMOS) 1-μm Process	GND[] 6 19]] V <sub>CC</sub> GND[] 7 18]] V <sub>CC</sub>					
<ul> <li>500-mA Typical Latch-Up Immunity at 125°C</li> </ul>	GND[] 8 17 ] 5D 5Q[] 9 16 ] 6D 6Q[] 10 15 ] 7D					
Package Options Include Plastic Small-Outline (DW) and Shrink     Small Outline (DB) Backarea, and Standard	7Q[] 11 14 ] 8D 8Q[] 12 13 ] CLK					
Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (NT)	HE BUNNDZSC.COM					

#### description

This 8-bit flip-flop features 3-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 74AC11374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic levels set up at the D inputs.

The output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state provides the capability to drive the bus lines in a bus-organized system without need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74AC11374 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each flip-flop)									
	INPUTS		OUTPUT						
OE	CLK	D	Q						
L	Ŷ	Н	Н						
L	$\uparrow$	L	L						
L	L	Х	Q <sub>0</sub>						
-	Н	Х	Q <sub>0</sub> Q <sub>0</sub> Q <sub>0</sub>						
L	$\downarrow$	Х	Q <sub>0</sub>						
. B <sup>O</sup>	Х	Х	Z						



55

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Cisa trademark of Texas Instruments Incorporated.



#### 74AC11374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS SCAS214A – JULY 1987 – REVISED APRIL 1996


\_\_\_\_\_.

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)





#### 74AC11374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS SCAS214A – JULY 1987 – REVISED APRIL 1996

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

$\begin{array}{c} \text{Supply voltage range, V}_{CC} & -0.5 \text{ V to V}_{CC} \\ \text{Input voltage range, V}_{I} (\text{see Note 1}) & -0.5 \text{ V to V}_{I} \\ \text{Output voltage range, V}_{O} (\text{see Note 1}) & -0.5 \text{ V to V}_{I} \\ \text{Input clamp current, I}_{IK} (V_{I} < 0 \text{ or V}_{I} > V_{CC}) \\ \text{Output clamp current, I}_{OK} (V_{O} < 0 \text{ or V}_{O} > V_{CC}) \\ \text{Continuous output current, I}_{O} (V_{O} = 0 \text{ to V}_{CC}) \\ \text{Continuous current through V}_{CC} \text{ or GND} \\ \text{Maximum power dissipation at T}_{A} = 55^{\circ}\text{C} (\text{in still air}) (\text{see Note 2}): DB package \\ DW package \\ \end{array}$	$\begin{array}{c} V_{CC} + 0.5 \ V \\ V_{CC} + 0.5 \ V \\ \dots \ \pm 20 \ \text{mA} \\ \dots \ \pm 50 \ \text{mA} \\ \dots \ \pm 50 \ \text{mA} \\ \dots \ \pm 200 \ \text{mA} \\ \dots \ 0.65 \ W \\ \dots \dots \ 1.7 \ W \end{array}$
NT package	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150 °C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage			5	5.5	V
		V <sub>CC</sub> = 3 V	2.1			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			V
		V <sub>CC</sub> = 5.5 V	3.85			
		$V_{CC} = 3 V$			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$			1.35	V
		V <sub>CC</sub> = 5.5 V			1.65	
VI	Input voltage				VCC	V
VO	Output voltage		0		VCC	V
		$V_{CC} = 3 V$			-4	
	High-level output current	$V_{CC} = 4.5 V$			-24	mA
		$V_{CC} = 5.5 V$			-24	
		V <sub>CC</sub> = 3 V			12	
IOL	Low-level output current	$V_{CC} = 4.5 V$			24	mA
		$V_{CC} = 5.5 V$			24	
A #/ A	Input transition rise or fall rate	Data	0		10	200
$\Delta t / \Delta v$	Input transition rise or fall rate	OE	0		5	ns/V
Тд	Operating free-air temperature	·	-40		85	°C



#### 74AC11374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS SCAS214A – JULY 1987 – REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	Τ <sub>4</sub>	<b>√</b> = 25°C				UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	ТҮР	MAX	IVIIIN	MAX	UNIT
		3 V	2.9			2.9		
	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
VOH	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.8		
	OH = -24 IIIA	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
					0.1		0.1	
	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	
		4.5 V         0.1         0.           5.5 V         0.1         0.	0.1					
VOL	I <sub>OL</sub> = 12 mA	3 V			0.36		0.44	V
	1	4.5 V			0.36		0.44	
	I <sub>OL</sub> = 24 mA	12 mA     3 V       24 mA     4.5 V       5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±5	μΑ
l	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1		±1	μΑ
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		80	μΑ
Ci	$V_{I} = V_{CC}$ or GND	5 V		4				pF
Co	$V_{O} = V_{CC} \text{ or } GND$	5 V		10				рF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> =	25°C	MIN	MAX	UNIT
		MIN	MAX		IVIAA	UNIT
fclock	Clock frequency	0	75	0	75	MHz
tw	Pulse duration CLK low or high	6.5		6.5		ns
t <sub>su</sub>	Setup time, data before CLK1	2.5		2.5		ns
th	Hold time, data after CLK↑	4.5		4.5		ns

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	MIN	МАХ	UNIT
			MIN	MAX		IVIAA	UNIT
fclock	Clock frequency		0	95	0	95	MHz
tw	Pulse duration CLK ld	ow or high	5		5		ns
t <sub>su</sub>	Setup time, data before CLK1		2.5		2.5		ns
th	Hold time, data after CLK↑		3.5		3.5		ns



# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	<sub>4</sub> = 25°C	;	MIN MAX		UNIT
FARAWETER	(INPUT)	(OUTPUT)	(OUTPUT) MIN TYP MAX		WAA	UNIT		
fmax			75	90		75		MHz
<sup>t</sup> PLH	CLK	Any Q	1.5	9.5	12.5	1.5	14.2	20
<sup>t</sup> PHL			1.5	9	12.6	1.5	14	ns
<sup>t</sup> PZH	05	Any O	1.5	8	10.9	1.5	12.3	20
<sup>t</sup> PZL	OE	Any Q	1.5	8	11.1	1.5	12.3	ns
<sup>t</sup> PHZ	ŌĒ	A	1.5	10	12.1	1.5	12.5	ns
<sup>t</sup> PLZ		Any Q	1.5	8	10.7	1.5	11.6	115

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	ТО	Т	<sub>4</sub> = 25°C	;	MIN	МАХ	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN	IVIAA	UNIT
fmax			95	110		95		MHz
<sup>t</sup> PLH	CLK	Any Q	1.5	6.5	9	1.5	10.2	ns
<sup>t</sup> PHL			1.5	5.5	9.1	1.5	10.1	115
<sup>t</sup> PZH		Any Q	1.5	5.5	8	1.5	9.1	200
<sup>t</sup> PZL	ŌE	Ally Q	1.5	5.5	8.4	1.5	9.4	ns
<sup>t</sup> PHZ	ŌE	A	1.5	9	11	1.5	11.2	200
<sup>t</sup> PLZ	UE	Any Q	1.5	6	8.6	1.5	9.2	ns


## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER			TEST CO	TYP	UNIT	
C <sub>pd</sub> Power dissipation capacitar	Dower dissinction conscitutes per flip flop	Outputs enabled	C <sub>I</sub> = 50 pF	6 4 MIL	75	ъЕ
	Power dissipation capacitance per flip-flop	Outputs disabled	CL = 50 pF	f =1 MHz	66	рF



### 74AC11374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS214A – JULY 1987 – REVISED APRIL 1996



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 3 ns, t<sub>f</sub> = 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated