

April 1988 Revised July 1999

74F51

Dual 2-Wide 2-Input; 2-Wide 3-Input AND-OR-Invert Gate

General Description

This device contains two independent logic units, one performing a 2-2 AND-OR-INVERT and the other performing a 3-3 AND-OR-INVERT function.


Ordering Code:


Order Number	Package Number	Package Description
74F51SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F51SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F51PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol

Connection Diagram





Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
Fill Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
$A_n, B_n, C_n, D_n, E_n, F_n$	Inputs	1.0/1.0	20 μA/-0.6 mA	
\overline{O}_n	Outputs	50/33.3	−1 mA/20 mA	

Function Table for 3-Input Gates

		Inp	uts			Output	
A ₀	B ₀	C ₀	D ₀	E ₀	F ₀	\overline{O}_0	
Н	Н	Н	X	X	X	PE	
X	X	X	Н	H.	Н	L	
All othe	All other combinations						

H -	HIGH	Voltage	1	evel	

L = LOW Voltage Level

X = Immaterial

Function Table for 2-Input Gates

	Output			
A ₁	B ₁	C ₁	D ₁	\overline{O}_1
Н	Н	Х	Х	L
Х	X	Н	Н	L
All other combinations				Н



Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Storage Temperature -65°C to $+150^{\circ}\text{C}$

 $\begin{tabular}{lll} Ambient Temperature under Bias & -55 ^{\circ}C to +125 ^{\circ}C \\ Junction Temperature under Bias & -55 ^{\circ}C to +150 ^{\circ}C \\ \end{tabular}$

 V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V Input Voltage (Note 2) -0.5V to +7.0V

Input Current (Note 2) —30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

 $\begin{array}{ll} \mbox{Standard Output} & -0.5\mbox{V to V}_{\mbox{CC}} \\ \mbox{3-STATE Output} & -0.5\mbox{V to +5.5V} \end{array}$

Current Applied to Output

in LOW State (Max) $$\operatorname{twice}$$ the rated $I_{\mbox{\scriptsize OL}}$ (mA)

Free Air Ambient Temperature $0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation

under these conditions is not implied.


Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA
	Voltage	$5\% V_{CC}$	2.7					$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA
	Voltage							
I _{IH}	Input HIGH				5.0	^	Max	V 2.7V
	Current				5.0	μА	IVIAX	$V_{IN} = 2.7V$
I _{BVI}	Input HIGH Current				7.0	^	Max	V 7.0V
	Breakdown Test				7.0	μА	IVIAX	$V_{IN} = 7.0V$
I _{CEX}	Output HIGH				50	^	May	V V
	Leakage Current				50	μА	Max	$V_{OUT} = V_{CC}$
V _{ID}	Input Leakage		4.75			V	0.0	I _{ID} = 1.9 μA
	Test		4./5			V	0.0	All other pins grounded
I _{OD}	Output Leakage				0.75			V _{IOD} = 150 mV
	Circuit Current				3.75	μА	0.0	All other pins grounded
I _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V
I _{OS}	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V
I _{CCH}	Power Supply Current			1.9	3.0	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current			5.3	8.5	mA	Max	$V_O = LOW$

AC Electrical Characteristics

Symbol	Parameter	$T_A = +25$ °C $V_{CC} = +5.0V$ $C_1 = 50 \text{ pF}$			$T_A = 0$ °C to +70°C $V_{CC} = +5.0$ V $C_1 = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	2.0	3.7	6.0	1.5	6.5	
t _{PHL}	A_n , B_n , C_n , D_n , E_n , F_n to \overline{O}_n	1.0	2.6	4.0	1.0	4.5	ns



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770 (18.80 - 19.56)ก กฤก (2.286) 14 13 12 11 10 9 14 13 12 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 IDENT 1 2 3 1 2 3 4 5 6 7 0.030 MAX (2.337) DIA (0.762) DEPTH OPTION 1 OPTION 02 0.135 ± 0.005 0.300 - 0.320 (3.429 ± 0.127) (7.620 - 8.128)0.145 - 0.200 0.060 4° TYP (1.651) (3.683 - 5.080)* $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 95° ± 5° 0.020 (0.508) MIN 0.125 - 0.150 0.075 ± 0.015 0.280 (7.112) MIN 0.014 - 0.023 $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$ TYP (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)}$ TYP -0.015 8.255 + 1.016 - 0.381

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N14A (REV F)