

This synchronous decade counter features an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform. This counter is fully programmable; that is, the outputs may be preset to either level. As preseting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input should be avoided when the clock is low if the enable inputs are high at or before the transition. The clear function is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to LLLL. Low-to-high transitions at the clear input should be avoided when the clock is low if the enable and load inputs are high at or before the transition. The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two countenable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the QA output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low-level transitions at the enable P or T inputs should occur only when the clock input is high.


MPIN ARRANGEMENT



■BLOCK DIAGRAM



■TYPICAL CLEAR, PRESET, AND INHIBIT SEQUENCE




RECOMMENDED OPERATING CONDITIONS

Item		Symbol	min	typ	max	Unit	
Clock frequ	felnek	. 0	_	25	MHz		
Clock pulse width Clear pulse width		tic(CK)	25		_	ns ns	
		In(CLR)	20	_	_		
Setup time	A, B, C, D		20			ns	
	Enable P, T] .	20			ns	
	Load	lsu	20	_		ns	
	Clear]	20			ns	
Hold time		t.	3	_	_	ns	



HD74LS162A

TIMING DEFINITION



ELECTRICAL CHARACTERISTICS ($Ta = -20 \sim +75^{\circ}\text{C}$)

l tem .		Symbol	Symbol Test Conditions				max	Unit	
Input voltage		Vin			2.0	_		V	
		V _{II} .				_	0.8	v	
Output voltage		Von	$V_{CC} = 4.75 \text{V}, V_{IH} = 2 \text{V}, V_{IL} =$	$0.8V$, $I_{OH} = -400 \mu A$	2.7		I	v	
		Voi	$V_{CC} = 4.75 \text{V}, V_{IH} = 2 \text{V},$	Io1. = 4mA			0.4	, ,	
		Vol.	$V_{iL} = 0 \cdot \mathbf{8V}$	Ioi = 8mA		-	0.5	V	
	Data, Enable P				-	_	20		
	Load, Clock, Enable T	Іін	$V_{CC} = 5.25 \text{V}. V_{I} = 2.7 \text{V}$		_	-	40	μA	
	Clear			[_	_	40		
	Data, Enable P	†		_		-0.4	mA		
Input current	Load, Clock. Enable T		$V_{CC} = 5.25 \text{V}, V_{t} + 0.4 \text{V}$		_	-0.8			
	Clear		L			0.8			
	Data, Enable P	 					0.1		
	Load, Clock. Enable T	I_{t}	Vec = 5.25 V, Vi = 7 V	_	_	0.2	m A		
	Clear				· –	0.2			
Short-circuit output current		l os	Vec = 5.25V		- 20		100	mA	
Supply current**		I ccn	Vec = 5.25V			18	31	mA	
		Icci.	$V_{CC} = 5.25 \text{V}$			19	32	m A	
Input clamp vo.	tage	V_{IK}	$V_{CC} = 4.75 \text{V}, I_{I} \land 18 \text{mA}$		_		1.5	V	

^{*} V_{CC} =5V, Ta=25°C


ISWITCHING CHARACTERISTICS ($V_{CC} = 5V$, $T_a = 25^{\circ}C$)

Item	Symbol	Inputs	Outputs	Test Conditions	min	typ	max	Unit
Maximum clock frequency	fmux	Clock	$Q_A \sim Q_D$		25	32		MHz
Propagation delay time	tei.n		Ripple		-	20	35	ns
	teht.	Clock	Carry		-	18	35	ns
	tri.n	Clock Load="H"		B	_	13	24	ns
	. tphi.		QA~Qn	$C_L = 15 \mathrm{pF}$,		18	27	ns
	tp:i.n	Clock		$R_L = 2 k \Omega$		13	24	ns
	tehi.	- Load = "L"	$\mathbf{Q}_{\mathbf{A}} = \mathbf{Q}_{\mathbf{D}}$		_	18	27	ns
	telh	·	Ripple		-	9	14	ns
	tent	Enable T	Саггу			9	14	ns
	lent.	Clear	$Q_A \sim Q_D$			20	28	ns

^{**} I_{CCH} is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open. I_{CCL} is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

INTESTING METHOD

1) Test Circuit




2) Testing Table

Item		Inputs									Outputs				
	From input to	Clear	Load	Enable		<u></u>	Data				_	0	0.		Ripple
	output			P	T	Clock	A	В	С	D	Q _A	Qн	Qc	Qp	Carry
fmax		4.5V	4.5V	4.5V	4.5V	IN	GND	GND	GND	GND	OUT	OUT	OUT	OUT	OUT
CK CK CK CK CK tphl Enal	CK→Ripple Carry	4.5V	4.5V	4.5V	4.5V	IN	GND	GND	GND	GND	-		_	<u> </u>	OUT
	CK→Q	4.5V	4.5V	4.5V	4.5V	IN	GND	GND	GND	GND	OUT	OUT	OUT	OUT	_
	CK→Q	4.5V	GND	GND	GND	IN	IN*	IN*	IN*	IN*	OUT	OUT	OUT	OUT	
	Enable T→Ripple	4.5V	GND	4.5V	IN	IN**	4.5V	GND	GND	4.5V				-	OUT
	Clear→Q	IN	GND	GND	GND	IN**	4,5V	4.5V	4.5V	4.5V	OUT	OUT	OUT	OUT	


^{*} Measuring outputs correspond to this condition, each outputs (QA, QB, QC, and QD) must not be over the following rate, "H", "L", "L", and 'H".

3) Waveform-1 fmax, tPLH, tPHL (Clock→Q, Ripple Carry)




Notes) 1. Clock input pulse; $t_{TLH} \le 15$ ns, $t_{THL} \le 6$ ns, PRR = 1MHz, duty cycle=50% and: for f_{max} , $t_{TLH}=t_{THL} \le 2.5$ ns. 2. t_n is reference bit time when all outputs are low.

Waveform-2 tPLH, tPHL (Clock→Q)




Notes) Input pulse: $t_{TLH} \le 15$ ns, $t_{THL} \le 6$ ns, Clock input: PRR = 1MHz, duty cycle 50%, Data input: PRR = 500kHz, duty cycle 50%


Waveform-3 tPLH, tPHL (Enable T→Ripple Carry)




Note) Input pulse: $t_{TLH} \le 15$ ns, $t_{THL} \le 6$ ns, PRR = 1MHz Waveform-4 tPHL (Clear→Q)




^{**} For initialized








10.06



Unit: mm



Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor

HITACH

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica http:semiconductor.hitachi.com/ Europe http://www.hitachi-eu.com/hel/ecg

Asia (Singapore) http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD_Frame.htm Asia (Taiwan) Asia (HongKóng) http://www.hitachi.com.hk/eng/bo/grp3/index.htm

Japan http://www.hitachi.co.jp/Sicd/indx.htm

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose, CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Stra§e 3 D-85622 Feldkirchen, Munich Germany

Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road

Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia I td Taipei Branch Office

3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsu Kowloon, Hong Kong

Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.