


4-STAGE PRESETTABLE RIPPLE COUNTERS

The SN54/74LS196 decade counter is partitioned into divide-by-two and divide-by-five sections which can be combined to count either in BCD (8, 4, 2, 1) sequence or in a bi-quinary mode producing a 50% duty cycle output. The SN54/74LS197 contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. Low Power Schottky technology is used to achieve typical count rates of 70 MHz and power dissipation of only 80 mW.

Both circuit types have a Master Reset (MR) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input (PL) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs (Pn) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when PL is LOW and storing the data when PL is HIGH.

- Low Power Consumption Typically 80 mW
- High Counting Rates Typically 70 MHz
- Choice of Counting Modes BCD, Bi-Quinary, Binary
- Asynchronous Presettable
- Asynchronous Master Reset
- Easy Multistage Cascading
- Input Clamp Diodes Limit High Speed Termination Effects


CONNECTION DIAGRAM DIP (TOP VIEW)




NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. SN54/74LS196 SN54/74LS197

4-STAGE PRESETTABLE RIPPLE COUNTERS

LOW POWER SCHOTTKY





LOGIC SYMBOL 4 10 3 11 P₀ P₁ P₂ P₃ CP₀ CP_{1 MR} Q₀ Q₁ Q₂ Q₃ 13 9 2 12 V_{CC} = PIN 14 GND = PIN 7


1 TTL Unit Load (U.L.) = 40μA HIGH/1.6 mA LOW.

The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)


emperature Ranges. In addition to loading shown, Q0 can also drive CP1.

f.dzsc.com

LOGIC DIAGRAM



LS196



LS197

V_{CC} = PIN 14 GND = PIN 7 = PIN NUMBERS

FUNCTIONAL DESCRIPTION

The LS196 and LS197 are asynchronously presettable decade and binary ripple counters. The LS196 Decade Counter is partitioned into divide-by-two and divide-by-five sections while the LS197 is partitioned into divide-by-two and divideby-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH to LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The CPn input serves the Q₀ flip-flop in both circuit types while the CP₁ input serves the divide-by-five or divide-by-eight section. The Q₀ output is designed and specified to drive the rated fan-out plus the CP1 input. With the input frequency connected to CP0 and Q₀ driving CP₁, the LS197 forms a straightforward module-16 counter, with Q₀ the least significant output and Q₃ the most significant output.

The LS196 Decade Counter can be connected up to operate in two different count sequences, as indicated in the tables of Figure 2. With the input frequency connected to CP0 and with Q0 driving CP1, the circuit counts in the BCD (8, 4, 2, 1) sequence. With the input frequency connected to CP1 and Q3 driving CP0, Q0 becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.

The LS196 and LS197 have an asynchronous active LOW Master Reset input (MR) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (PL) overrides the clock inputs and loads the data from Parallel Data (P $_0$ –P $_3$) inputs into the flip-flops. While PL is LOW, the counters act as transparent latches and any change in the P $_n$ inputs will be reflected in the outputs.

DECADE (NOTE 1) BI-QUINARY (NOTE 2) COUNT COUNT Q_3 Q_2 Q_1 Q_0 Q_0 Q_3 Q_2 Q_1 0 L L L L L L L L 1 L L L Н 1 L L L Н 2 L 2 L L Н L L Η L 3 L Н 3 L Н Н L Н L 4 L Н L L 4 L Н L L 5 5 Н Н L L L Н L L 6 L 6 Н Η Н L Н L L 7 L Н 7 Н Н Н Н L L 8 Н L L L 8 Н L Н Н 9 Н Н Н Н ı 1

Figure 2. LS196 COUNT SEQUENCES

NOTES:

- 1. Signal applied to CP₀, Q₀ connected to CP₁.
- 2. Signal applied to CP₁, Q₃ connected to CP₀.

MODE SELECT TABLE

	INPUTS		RESPONSE
MR	PL	СР	RESPONSE
L	Х	Х	Reset (Clear)
Н	L	X	Parallel Load
Н	Н	_	Count

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

= HIGH to Low Clock Transition

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits					
Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
VIL	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs		
VIL.	Imput 20 VV Voltage	74			0.8	v			
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
\/a	Output HIGH Voltage	54	2.5	3.5		V		= MAX, V _{IN} = V _{IH}	
Vон	Output HIGH voltage	74	2.7	3.5		V	or V _{IL} per Truth T	able	
V ₂ .	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH}	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	per Truth Table	
lıн	Input HIGH Current <u>Data, PL</u> <u>MR, CP₀ (LS196)</u> <u>MR, CP₀, CP₁ (LS197)</u> CP ₁ (LS196)				20 40 40 80	μА	$V_{CC} = MAX, V_{IN} = 2.7 V$		
	Data, PL MR, CP ₀ (LS196) MR, CP ₀ , CP ₁ (LS197) CP ₁ (LS196)				0.1 0.2 0.2 0.4	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
IIL	Input LO <u>W</u> Current <u>Dat</u> a, PL MR <u>CP</u> 0 <u>CP</u> 1 (LS196) CP ₁ (LS197)				-0.4 -0.8 -2.4 -2.8 -1.3	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
los	Short Circuit Current (Note 1)		-20		-100	mA	V _{CC} = MAX		
Icc	Power Supply Current				27	mA	V _{CC} = MAX		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25°C)

				Lin						
			LS196			LS197				
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions	
fMAX	Maximum Clock Frequency	30	40		30	40		MHz		
^t PLH ^t PHL	CP ₀ Input to Q ₀ Output		8.0 13	15 20		8.0 14	15 21	ns		
^t PLH ^t PHL	CP ₁ Input to Q ₁ Output		16 22	24 33		12 23	19 35	ns	V _{CC} = 5.0 V C _L = 15 pF	
^t PLH ^t PHL	CP ₁ Input to Q ₂ Output		38 41	57 62		34 42	51 63	ns		
^t PLH ^t PHL	CP ₁ Input to Q ₃ Output		12 30	18 45		55 63	78 95	ns		
^t PLH ^t PHL	Data to Output		20 29	30 44		18 29	27 44	ns		
^t PLH ^t PHL	PL Input to Any Output		27 30	41 45		26 30	39 45	ns		
^t PHL	MR Input to Any Output		34	51		34	51	ns		

AC SETUP REQUIREMENTS $(T_A = 25^{\circ}C)$

		Limits								
		LS196			LS197					
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions	
t _W	CP ₀ Pulse Width	20			20			ns		
t _W	CP ₁ Pulse Width	30			30			ns		
t _W	PL Pulse Width	20			20			ns		
t _W	MR Pulse Width	15			15			ns		
t _S	Data Input Setup Time — HIGH	10			10			ns	V _{CC} = 5.0 V	
t _S	Data Input Setup Time — LOW	15			15			ns		
t _h	Data Hold Time — HIGH	10			10			ns		
t _h	Data Hold Time — LOW	10			10			ns		
t _{rec}	Recovery Time	30			30			ns		

DEFINITIONS OF TERMS

SETUP TIME (t_S) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recog-

nition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH to LOW in order to recognize and transfer LOW Data to the Q outputs.

AC WAVEFORMS





Figure 1



NOTE: PL = LOW

Figure 2




Figure 3





Figure 4



* The shaded areas indicate when the input is permitted to change for predictable output performance

Figure 5