


- Meets TIA/EIA-422-B, TIA/EIA-485-A, and CCITT Recommendations V.11 and X.27
- Low Supply-Current Requirements . . . 30 mA Max
- Driver Output Capacity . . . ± 60 mA
- Thermal Shutdown Protection
- Driver Common-Mode Output Voltage Range of -7 V to 12 V
- Receiver Input Impedance . . . 12 k Ω Min
- Receiver Input Sensitivity . . . ± 200 mV
- Receiver Input Hysteresis . . . 60 mV Typ
- Receiver Common-Mode Input Voltage Range of ± 12 V
- Operates From Single 5 -V Supply
- Glitch-Free Power-Up and Power-Down Protection

N OR NS PACKAGE
(TOP VIEW)



NC – No internal connection

description/ordering information

The SN75ALS181 is a differential driver and receiver pair designed for bidirectional data communication on multipoint bus transmission lines. The design provides for balanced transmission lines and meets TIA/EIA-422-B and TIA/EIA-485-A, and CCITT recommendations V.10, V.11, X.26, and X.27.

The SN75ALS181 combines a 3-state differential line driver and a differential-input line receiver that operate from a single 5 -V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected to separate pins for greater flexibility and are designed to offer minimum loading to the bus when the driver is disabled or $V_{CC} = 0$. These ports feature wide positive and negative common-mode voltage changes, making the device suitable for party-line applications.

ORDERING INFORMATION

T_A	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
$0^\circ\text{C to }70^\circ\text{C}$	PDIP (N)	Tube of 25	SN75ALS181N	SN75ALS181N
	SOP (NS)	Reel of 2000	SN75ALS181NSR	75ALS181

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN75ALS181

DIFFERENTIAL DRIVER AND RECEIVER PAIR

SLLS152B – DECEMBER 1992 – REVISED APRIL 2003

Function Tables

EACH DRIVER


INPUT D	ENABLE DE	OUTPUTS	
		Y	Z
H	H	H	L
L	H	L	H
X	L	Z	Z

EACH RECEIVER

DIFFERENTIAL A–B	ENABLE RE	OUTPUT Y
$V_{ID} \geq 0.2\text{ V}$	L	H
$-0.2\text{ V} < V_{ID} < 0.2\text{ V}$	L	?
$V_{ID} \leq -0.2\text{ V}$	L	L
X	H	Z

H = high level, L = low level, ? = indeterminate,
X = irrelevant, Z = high impedance (off)


logic diagram (positive logic)




SN75ALS181 DIFFERENTIAL DRIVER AND RECEIVER PAIR

SLLS152B – DECEMBER 1992 – REVISED APRIL 2003

schematics of inputs



schematics of outputs



SN75ALS181

DIFFERENTIAL DRIVER AND RECEIVER PAIR

SLLS152B – DECEMBER 1992 – REVISED APRIL 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage, D, DE, and \overline{RE} inputs	7 V
Output voltage range, driver	–9 V to 14 V
Input voltage range, receiver	–14 V to 14 V
Receiver differential input voltage range (see Note 2)	–14 V to 14 V
Package thermal impedance, θ_{JA} (see Notes 3 and 4): N package	80°C/W
NS package	76°C/W
Operating virtual junction temperature, T_J	150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T_{stg}	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values, except differential input voltage, are with respect to network ground terminal.
 2. Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.
 3. Maximum power dissipation is a function of $T_J(\max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(\max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 4. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.75	5	5.25	V
V_{OC}	Common-mode output voltage (see Note 5)	Driver		–7	12
V_{IC}	Common-mode input voltage (see Note 5)	Receiver		–12	12
V_{IH}	High-level input voltage	D, DE, and \overline{RE}		2	V
V_{IL}	Low-level input voltage	D, DE, and \overline{RE}		0.8	V
V_{ID}	Differential input voltage			±12	V
I_{OH}	High-level output current	Driver		–60	mA
		Receiver		–400	μA
I_{OL}	Low-level output current	Driver		60	mA
		Receiver		8	
T_A	Operating free-air temperature	0		70	°C

NOTE 5: The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this table for common-mode output voltage level only.

SN75ALS181

DIFFERENTIAL DRIVER AND RECEIVER PAIR

SLLS152B – DECEMBER 1992 – REVISED APRIL 2003

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V_{IK} Input clamp voltage	$I_I = -18 \text{ mA}$				-1.5	V
V_O Output voltage	$I_O = 0$		0		6	V
$ V_{OD1} $ Differential output voltage	$I_O = 0$		1.5		6	V
$ V_{OD2} $ Differential output voltage	$V_{CC} = 5 \text{ V}$, $R_L = 100 \Omega$	See Figure 1	$1/2 V_{OD1}$			V
			2			
	$R_L = 54 \Omega$		1.5	2.3	5	
$ V_{OD3} $ Differential output voltage	$V_{test} = -7 \text{ V to } 12 \text{ V}$, $R_L = 54 \Omega \text{ or } 100 \Omega$	See Figure 2	1.5		5	V
$\Delta V_{OD} $ Change in magnitude of differential output voltage (see Note 6)	$R_L = 54 \Omega \text{ or } 100 \Omega$	See Figure 1			± 0.2	V
V_{OC} Common-mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega$	See Figure 1			3	V
					-1	
$\Delta V_{OC} $ Change in magnitude of common-mode output voltage (see Note 6)	$R_L = 54 \Omega \text{ or } 100 \Omega$	See Figure 1			± 0.2	V
I_{OZ} High-impedance-state output current	$V_O = -7 \text{ V to } 12 \text{ V}$	See Note 7			± 100	μA
I_{IH} High-level input current	$V_{IH} = 2.4 \text{ V}$				20	μA
I_{IL} Low-level input current	$V_{IL} = 0.4 \text{ V}$				-100	μA
I_{OS} Short-circuit output current	$V_O = -7 \text{ V}$				-250	mA
	$V_O = V_{CC}$				250	
	$V_O = 12 \text{ V}$				250	
	$V_O = 0 \text{ V}$				-150	
I_{CC} Supply current (total package)	No load	Outputs enabled		21	30	mA
		Outputs disabled		14	21	

† All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^\circ\text{C}$.

NOTES: 6. $\Delta|V_{OD}|$ and $\Delta|V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

7. This applies for both power on and power off. Refer to TIA/EIA-485-A for exact conditions.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS			MIN	TYP†	MAX	UNIT
t_{dD} Differential output delay time, t_{dDH} or t_{dDL}	$R_L = 54 \Omega$, $C_L = 50 \text{ pF}$	See Figure 3		9	13	20	ns
$t_{sk(p)}$ Pulse skew ($ t_{dDH} - t_{dDL} $)	$R_L = 54 \Omega$, $C_L = 50 \text{ pF}$	See Figure 3			1	8	ns
t_t Differential output transition time	$R_L = 54 \Omega$, $C_L = 50 \text{ pF}$	See Figure 3		3	10	16	ns
t_{pZH} Output enable time to high level	$R_L = 110 \Omega$	See Figure 4			36	53	ns
t_{pZL} Output enable time to low level	$R_L = 110 \Omega$	See Figure 5			39	56	ns
t_{pHZ} Output disable time from high level	$R_L = 110 \Omega$	See Figure 4			20	31	ns
t_{pLZ} Output disable time from low level	$R_L = 110 \Omega$	See Figure 5			9	20	ns

† All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^\circ\text{C}$.

SN75ALS181

DIFFERENTIAL DRIVER AND RECEIVER PAIR

SLLS152B – DECEMBER 1992 – REVISED APRIL 2003

RECEIVER SECTION

electrical characteristics over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V_{T+} Positive-going threshold voltage, differential input	$V_O = 2.7\text{ V}$, $I_O = -0.4\text{ mA}$			0.2	V
V_{T-} Negative-going threshold voltage, differential input	$V_O = 0.5\text{ V}$, $I_O = 8\text{ mA}$	-0.2			V
V_{hys} Input hysteresis ($V_{T+} - V_{T-}$)			60		mV
V_{IK} Input clamp voltage, \overline{RE}	$I_I = -18\text{ mA}$			-1.5	V
V_{OH} High-level output voltage	$V_{ID} = 200\text{ mV}$, $I_{OH} = -400\text{ }\mu\text{A}$, See Figure 6	2.7			V
V_{OL} Low-level output voltage	$V_{ID} = -200\text{ mV}$, $I_{OL} = 8\text{ mA}$, See Figure 6			0.45	V
I_{OZ} High-impedance-state output current	$V_O = 0.4\text{ V to } 2.4\text{ V}$			± 20	μA
I_I Line input current	Other input at 0 V, See Note 7	$V_I = 12\text{ V}$		1	mA
		$V_I = -7\text{ V}$		-0.8	
I_{IH} High-level input current, \overline{RE}	$V_{IH} = 2.7\text{ V}$			20	μA
I_{IL} Low-level input current, \overline{RE}	$V_{IL} = 0.4\text{ V}$			-100	μA
r_i Input resistance		12			k Ω
I_{OS} Short-circuit output current	$V_{ID} = 200\text{ mV}$, $V_O = 0\text{ V}$	-15		-85	mA
I_{CC} Supply current (total package)	No load	Outputs enabled		21	mA
		Outputs disabled		14	

† All typical values are at $V_{CC} = 5\text{ V}$ and $T_A = 25^\circ\text{C}$.

NOTE 7: This applies for both power on and power off. Refer to TIA/EIA-485-A for exact conditions.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 15\text{ pF}$ (unless otherwise noted) (see Figure 7)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t_{PHL} Propagation delay time, high- to low-level output	$V_{ID} = -1.5\text{ V to } 1.5\text{ V}$	10	16	25	ns
t_{PLH} Propagation delay time, low- to high-level output	$V_{ID} = -1.5\text{ V to } 1.5\text{ V}$	10	16	25	ns
$t_{sk(p)}$ Pulse skew ($ t_{PLH} - t_{PHL} $)	$V_{ID} = -1.5\text{ V to } 1.5\text{ V}$		1	8	ns
t_{PZH} Output enable time to high level			7	15	ns
t_{PZL} Output enable time to low level			9	19	ns
t_{PHZ} Output disable time from high level			18	27	ns
t_{PLZ} Output disable time from low level			10	15	ns

† All typical values are at $V_{CC} = 5\text{ V}$ and $T_A = 25^\circ\text{C}$.

SN75ALS181 DIFFERENTIAL DRIVER AND RECEIVER PAIR

SLLS152B – DECEMBER 1992 – REVISED APRIL 2003

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit, V_{OD} and V_{OC}





Figure 2. Driver Circuit, V_{OD3}



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50 \Omega$.
B. C_L includes probe and jig capacitance.


Figure 3. Driver Differential-Output Delay and Transition Times

SN75ALS181

DIFFERENTIAL DRIVER AND RECEIVER PAIR


SLLS152B – DECEMBER 1992 – REVISED APRIL 2003

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 1$ MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50$ Ω .
B. C_L includes probe and jig capacitance.

Figure 4. Driver Enable and Disable Times



NOTES: A. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 1$ MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50$ Ω .
B. C_L includes probe and jig capacitance.

Figure 5. Driver Enable and Disable Times





Figure 6. Receiver, V_{OH} and V_{OL}

SN75ALS181 DIFFERENTIAL DRIVER AND RECEIVER PAIR

SLLS152B – DECEMBER 1992 – REVISED APRIL 2003

PARAMETER MEASUREMENT INFORMATION




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: $\text{PRR} \leq 1\ \text{MHz}$, 50% duty cycle, $t_r \leq 6\ \text{ns}$, $t_f \leq 6\ \text{ns}$, $Z_O = 50\ \Omega$.
- B. C_L includes probe and jig capacitance.

Figure 7. Receiver Propagation-Delay Times

SN75ALS181 DIFFERENTIAL DRIVER AND RECEIVER PAIR

SLLS152B – DECEMBER 1992 – REVISED APRIL 2003

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 1 \text{ MHz}$, 50% duty cycle, $t_r \leq 6 \text{ ns}$, $t_f \leq 6 \text{ ns}$, $Z_O = 50 \Omega$.
B. C_L includes probe and jig capacitance.

Figure 8. Receiver Output Enable and Disable Times

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN75ALS181N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75ALS181NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75ALS181NSLE	OBSOLETE	SO	NS	14		TBD	Call TI	Call TI
SN75ALS181NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS181NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA


N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



PINS **	14	16	18	20
DIM				
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



4040049/E 12/2002

NOTES:


- All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



DIM \ PINS **	14	16	20	24
A MAX	10,50	10,50	12,90	15,30
A MIN	9,90	9,90	12,30	14,70

4040062/C 03/03

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DSP	dsp.ti.com
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
Low Power Wireless	www.ti.com/lpw

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265