

Single Supply, High Speed, Rail-to-Rail Output, Triple Op Amp

ADA4855-3

FEATURES

Voltage feedback architecture Rail-to-rail output swing: 0.1 V to 4.9 V High speed amplifiers

410 MHz, -3 dB bandwidth, G = 1 210 MHz, -3 dB bandwidth, G = 2

Slew rate: 870 V/µs

53 MHz, 0.1 dB large signal flatness

5.3 ns settling time to 0.1% with 2 V step

High input common-mode voltage range

-V₅ - 0.2 V to +V₅ - 1 V Supply range: 3 V to 5.5 V Differential gain error: 0.01% Differential phase error: 0.01°

Low power

7.8 mA/amplifier typical supply current
Power-down feature
Available in 16-lead LFCSP

APPLICATIONS

Professional video
Consumer video
Imaging
Instrumentation
Base stations
Active filters


GENERAL DESCRIPTION

The ADA4855-3 (triple) is a single-supply, rail-to-rail output operational amplifier. It provides excellent high speed performance with 410 MHz, -3 dB bandwidth and a slew rate of 870 V/ μ s. It has a wide input common-mode voltage range that extends from 0.2 V below ground to 1 V below the positive rail. In addition, the output voltage swings within 100 mV of either supply rail, making this rail-to-rail operational amplifier easy to use on single-supply voltages as low as 3.3 V.

The ADA4855-3 offers a typical low power of 7.8 mA per amplifier and is capable of delivering up to 57 mA of load current. It also features a power-down function for power sensitive applications that reduces the supply current down to 1 mA.

The ADA4855-3 is available in a 16-lead LFCSP and is designed to work over the extended industrial temperature range of -40°C to +105°C.

CONNECTION DIAGRAM



NOTES

1. NC = NO CONNECT.

2. EXPOSED PAD CONNECTED TO -V_S.

Figure 1.




Figure 2. Frequency Response

TABLE OF CONTENTS

Features	1
Applications	1
Connection Diagram	1
General Description	1
Revision History	2
Specifications	3
5 V Operation	3
3.3 V Operation	4
Absolute Maximum Ratings	5
Thermal Resistance	5
Maximum Power Dissipation	5
ESD Caution	5
Pin Configuration and Function Descriptions	6
Typical Performance Characteristics	7
Test Circuits	13

Theory of Operation	14
Applications Information	15
Gain Configurations	15
20 MHz Active Low-Pass Filter	15
RGB Video Driver	16
Driving Multiple Video Loads	16
PD (Power-Down) Pin	16
Single-Supply Operation	17
Power Supply Bypassing	17
Layout	17
Outline Dimensions	18
Ordering Guide	18

REVISION HISTORY

11/08—Revision 0: Initial Version

SPECIFICATIONS

5 V OPERATION

 T_{A} = 25°C, V_{S} = 5 V, G = 1, R_{L} = 150 $\Omega,$ unless otherwise noted.

Table 1.

Parameter	Test Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE					
–3 dB Bandwidth	$V_0 = 0.1 \text{ V p-p}$		410		MHz
	$V_0 = 2 V p-p$		200		MHz
	$V_0 = 0.1 \text{ V p-p, G} = 2$		210		MHz
	$V_0 = 2 \text{ V p-p, G} = 2$		120		MHz
Bandwidth for 0.1 dB Flatness	$V_0 = 2 V p-p$		53		MHz
	$V_0 = 2 \text{ V p-p, G} = 2$		50		MHz
Slew Rate	$V_0 = 2 \text{ V step}$		870		V/µs
Settling Time to 0.1%	V _o = 2 V step (rise/fall)		5.3/9.5		ns
-	$V_0 = 2 \text{ V step (rise/fall), } G = 2$		7.4/7		ns
NOISE/DISTORTION PERFORMANCE					
Harmonic Distortion (HD2/HD3)	$f_{C} = 5 \text{ MHz}, V_{O} = 2 \text{ V p-p}, R_{L} = 1 \text{ k}\Omega$		-84/-105		dBc
,	$f_{C} = 20 \text{ MHz}, V_{O} = 2 \text{ V p-p}, R_{L} = 1 \text{ k}\Omega$		-60/-66		dBc
Crosstalk, Output to Output	f = 5 MHz, G = 2		-90		dBc
Input Voltage Noise	f = 100 kHz		6.8		nV/√Hz
Input Current Noise	f = 100 kHz		2		pA/√Hz
Differential Gain Error	G = 2		0.01		%
Differential Phase Error	G = 2		0.01		Degrees
DC PERFORMANCE					2 cg. ccs
Input Offset Voltage			1.3	3	mV
Input Offset Voltage Drift			5.5	3	μV/°C
Input Bias Current			-3.8		μΑ
Input Offset Current			±0.05		μΑ
Open-Loop Gain	$V_0 = 0.5 \text{ V to } 4.5 \text{ V}$		92		dB
INPUT CHARACTERISTICS	V0 = 0.5 V to 4.5 V		72		ub
Input Resistance			6.4		МΩ
Input Capacitance			0.4		pF
Input Capacitance Input Common-Mode Voltage Range		$-V_{s} - 0.2$	0.5	+V _s – 1	V
Common-Mode Rejection Ratio	$V_{CM} = -0.2 \text{ V to } +4 \text{ V}$	-VS - U.2	94	+45-1	dB
OUTPUT CHARACTERISTICS	V _{CM} = -0.2 V to +4 V		94		ub
			01+-40		V
Output Voltage Swing Linear Output Current per Amplifier	HD2 < 60 dBc B = 10 O		0.1 to 4.9		=
	$HD2 \le -60 \text{ dBc}, R_L = 10 \Omega$		57		mA
POWER-DOWN			70		
Turn-On Time			78		ns
Turn-Off Time			1.2		μs
Bias Current	On		0.3		μΑ
T 0 1/1	Off		-125		μΑ
Turn-On Voltage			+V _S – 1.25		V
POWER SUPPLY		_			
Operating Range		3		5.5	V
Quiescent Current per Amplifier			7.8		mA
Supply Current When Powered Down			1.1		mA
Power Supply Rejection Ratio	$\Delta V_{S} = 4.5 \text{ V to } 5.5 \text{ V}$		96		dB

Pov. 0 | Page 3 of 20

3.3 V OPERATION

 $T_A = 25$ °C, $V_S = 3.3$ V, G = 1, $R_L = 150$ Ω , unless otherwise noted.

Table 2.

Parameter	Test Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE					
–3 dB Bandwidth	$V_0 = 0.1 \text{ V p-p}$		430		MHz
	$V_0 = 1.4 \text{ V p-p}$		210		MHz
	$V_0 = 0.1 \text{ V p-p, G} = 2$		210		MHz
	$V_0 = 2 V p-p, G = 2$		125		MHz
Bandwidth for 0.1 dB Flatness	$V_0 = 1.4 \text{ V p-p, G} = 2$		55		MHz
Slew Rate	$V_0 = 2 \text{ V step, } G = 2$		870		V/µs
Settling Time to 0.1%	$V_0 = 2 V$ step (rise/fall), $G = 2$		7.4/7.1		ns
NOISE/DISTORTION PERFORMANCE					
Harmonic Distortion (HD2/HD3)	$f_C = 5 \text{ MHz}, V_O = 2 \text{ V p-p}, R_L = 1 \text{ k}\Omega$		-76/-76		dBc
	$f_C = 20 \text{ MHz}, V_O = 2 \text{ V p-p}, R_L = 1 \text{ k}\Omega$		-68/-75		dBc
Crosstalk, Output to Output	f = 5 MHz, G = 2		-88		dBc
Input Voltage Noise	f = 100 kHz		6.8		nV/√Hz
Input Current Noise	f = 100 kHz		2		pA/√Hz
Differential Gain Error	G = 2		0.01		%
Differential Phase Error	G = 2		0.01		Degree
DC PERFORMANCE					
Input Offset Voltage			1.3		mV
Input Offset Voltage Drift			5.5		μV/°C
Input Bias Current			-3.8		μA
Input Offset Current			0.05		μA
Open-Loop Gain	$V_0 = 0.5 \text{ V to } 4.5 \text{ V}$		92		dB
INPUT CHARACTERISTICS					
Input Resistance			6.4		МΩ
Input Capacitance			0.5		pF
Input Common-Mode Voltage Range		$-V_{s} - 0.2$		+V _S - 1	V
Common-Mode Rejection Ratio	$V_{CM} = -0.2 \text{ V to } +3.2 \text{ V}$		94		dB
OUTPUT CHARACTERISTICS					
Output Voltage Swing			0.1 to 3.22		V
Linear Output Current per Amplifier	$HD2 \le -60 \text{ dBc}, R_L = 10 \Omega$		40		mA
POWER-DOWN					
Turn-On Time			78		ns
Turn-Off Time			1.2		μs
Turn-On Voltage			+V _s - 1.25		v
POWER SUPPLY					
Operating Range		3		5.5	V
Quiescent Current per Amplifier			7.5		mA
Supply Current When Powered Down			0.95		mA
Power Supply Rejection Ratio	$\Delta V_s = 2.97 \text{ V to } 3.63 \text{ V}$		94		dB

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	6 V
Internal Power Dissipation ¹	See Figure 3
Common-Mode Input Voltage	$(-V_S - 0.2 \text{ V})$ to $(+V_S - 1 \text{ V})$
Differential Input Voltage	±Vs
Output Short-Circuit Duration	Observe power curves
Storage Temperature Range	−65°C to +125°C
Operating Temperature Range	−40°C to +105°C
Lead Temperature (Soldering, 10 sec)	300°C

¹Specification is for device in free air.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, θ_{JA} is specified for a device soldered in a circuit board for surface-mount packages.

Table 4.

Package Type	θ_{JA}	θις	Unit
16-Lead LFCSP	67	17.5	°C/W

MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the ADA4855-3 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately 150°C. Temporarily exceeding this limit may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of 175°C for an extended period can result in device failure.

To ensure proper operation, it is necessary to observe the maximum power derating curves.




Figure 3. Maximum Power Dissipation vs. Ambient Temperature

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	NC	No Connect.
2	+IN2	Noninverting Input 2.
3	NC	No Connect.
4	PD	Power Down.
5	+IN3	Noninverting Input 3.
6	-IN3	Inverting Input 3.
7	OUT3	Output 3.
8	$-V_S$	Negative Supply.
9	+V _S	Positive Supply.
10	-IN2	Inverting Input 2.
11	OUT2	Output 2.
12	+V _S	Positive Supply.
13	-V _s	Negative Supply.
14	OUT1	Output 1.
15	-IN1	Inverting Input 1.
16	+IN1	Noninverting Input 1.
17 (EPAD)	Exposed Pad (EPAD)	The exposed pad must be connected to -V _s .

TYPICAL PERFORMANCE CHARACTERISTICS

 $T=25^{\circ}\text{C}$, $V_S=5\text{V}$, G=1, $R_F=1$ k Ω for G>1, $R_L=150$ Ω , small signal $V_{OUT}=100$ mV p-p, and large signal $V_{OUT}=2$ V p-p, unless otherwise noted.




Figure 5. Small Signal Frequency Response vs. Gain




Figure 6. Small Signal Frequency Response vs. Gain




Figure 7. Small Signal Frequency Response vs. Load




Figure 8. Large Signal Frequency Response vs. Gain




Figure 9. Large Signal Frequency Response vs. Gain




Figure 10. Small Signal Frequency Response vs. Capacitive Load




Figure 11. 0.1 dB Flatness vs. Supply Voltage




Figure 12. Small Signal Frequency Response vs. Temperature




Figure 13. Harmonic Distortion vs. Frequency




Figure 14. 0.1 dB Flatness vs. Supply Voltage




Figure 15. Open-Loop Gain and Phase vs. Frequency




Figure 16. Harmonic Distortion vs. Frequency




Figure 17. Forward Isolation vs. Frequency




Figure 18. Power Supply Rejection Ratio (PSRR) vs. Frequency




Figure 19. Input Current Noise vs. Frequency




Figure 20. Crosstalk vs. Frequency




Figure 21. Common-Mode Rejection Ratio (CMRR) vs. Frequency




Figure 22. Input Voltage Noise vs. Frequency




Figure 23. Small Signal Transient Response vs. Supply Voltage




Figure 24. Small Signal Transient Response vs. Capacitive Load




Figure 25. Large Signal Transient Response vs. Load Resistance




Figure 26. Large Signal Transient Response vs. Capacitive Load




Figure 27. Small Signal Transient Response vs. Capacitive Load




Figure 28. Quiescent Current vs. Supply Voltage




Figure 29. Output Overdrive Recovery




Figure 30. Large Signal Transient Response vs. Capacitive Load




Figure 31. Settling Time




Figure 32. Output Overdrive Recovery




Figure 33. Turn-On/Turn-Off Time




Figure 34. Settling Time




Figure 35. Input Offset Voltage vs. Common-Mode Voltage




Figure 36. Quiescent Current vs. Temperature




Figure 37. Offset Drift vs. Temperature




Figure 38. Output Impedance vs. Frequency




Figure 39. Output Saturation Voltage vs. Load Current

TEST CIRCUITS




Figure 40. Noninverting Load Configuration




Figure 41. Positive Power Supply Rejection




Figure 42. Typical Capacitive Load Configuration




Figure 43. Common-Mode Rejection




Figure 44. Negative Power Supply Rejection




Figure 45. Typical Noninverting Gain Configuration

THEORY OF OPERATION

The ADA4855 is a voltage feedback op amp that employs a new input stage that achieves a high slew rate while maintaining a wide common-mode input range. The input common-mode range of the ADA4855 extends from 200 mV below the negative rail to 1 V below the positive rail. This feature makes the ADA4855 ideal for single-supply applications. In addition, this new input stage does not sacrifice noise performance for slew rate. At 6.8~nV/Hz, the ADA4855 is one of the lowest noise rail-to-rail output video amplifiers in the market.

Besides a novel input stage, the ADA4855 employs the Analog Devices, Inc., patented rail-to-rail output stage. This output stage makes efficient use of the power supplies, allowing the op amp to drive up to three video loads to within 350 mV of the positive power rail. In addition, this output stage provides the amplifier with very fast overdrive characteristics, which is an important property in video applications.

The ADA4855 comes in a 16-lead LFCSP that has an exposed thermal pad for lower operating temperature. This pad is internally connected to the negative rail. To avoid printed circuit board (PCB) layout problems, the ADA4855 features a new pinout flow that is optimized for video applications. As shown in Figure 4, the noninverting input and output pins of each amplifier are adjacent to each other for ease of layout.

The ADA4855 is fabricated in Analog Devices dielectrically isolated eXtra Fast Complementary Bipolar 3 (XFCB3) process, which results in the outstanding speed and dynamic range displayed by the amplifier.




Figure 46. High Level Design Schematic

APPLICATIONS INFORMATION

GAIN CONFIGURATIONS

The ADA4855-3 is a single-supply, high speed, voltage feedback amplifier. Table 6 provides a convenient reference for quickly determining the feedback and gain set resistor values and bandwidth for common gain configurations.

Table 6. Recommended Values and Frequency Performance¹

Gain	R _F	R _G	–3 dB SS BW (MHz)	Large Signal 0.1 dB Flatness (MHz)
1	0Ω	N/A	200	53
2	1 kΩ	1 kΩ	120	50
5	1 kΩ	200 Ω	45	6

 $^{^{1}}$ Conditions: $V_{S} = 5$ V, $T_{A} = 25$ °C, $R_{L} = 150$ Ω .

Figure 47 and Figure 48 show the typical noninverting and inverting configurations and recommended bypass capacitor values.




Figure 47. Noninverting Gain Configuration




Figure 48. Inverting Gain Configuration

20 MHz ACTIVE LOW-PASS FILTER

The ADA4855-3 triple amplifier lends itself to higher order active filters. Figure 49 shows a 20 MHz, 6-pole, Sallen-Key low-pass filter.




Figure 49. 20 MHz, 6-Pole Low-Pass Filter

The filter has a gain of approximately 6 dB and flat frequency response out to 14 MHz. This type of filter is commonly used at the output of a video DAC as a reconstruction filter. The frequency response of the filter is shown in Figure 50.





Figure 50. 20 MHz, Low-Pass Filter Frequency Response

RGB VIDEO DRIVER

Figure 51 shows a typical RGB driver application using dual supplies. The gain of the amplifier is set at +2, where $R_F=R_G=1~k\Omega.$ The amplifier inputs are terminated with shunt 75 Ω resistors, and the outputs have series 75 Ω resistors for proper video matching. In Figure 51, the \overline{PD} pin is not shown connected to any signal source for simplicity. If the power-down function is not used, it is recommended that the \overline{PD} pin be tied to the positive supply or be left floating (not connected).



DRIVING MULTIPLE VIDEO LOADS

Each amplifier in the ADA4855-3 can drive up to three video loads simultaneously, as shown in Figure 52. When driving three video loads, the ADA4855-3 maintains its excellent performance for 0.1 dB flatness and 3 dB bandwidth. Figure 53 shows the large signal frequency response of the ADA4855-3 with three different load configurations: 150 Ω , 75 Ω and 50 Ω .




Figure 52. Video Driver Schematic for Triple Video Loads




Figure 53. Large Signal Frequency Response vs. Loads

PD (POWER-DOWN) PIN

The ADA4855-3 is equipped with a \overline{PD} (power-down) pin for all three amplifiers. This allows the user to reduce the quiescent supply current when an amplifier is inactive. The power-down threshold levels are derived from the voltage applied to the +V_s pin. When used in single-supply applications, this is especially useful with conventional logic levels. The amplifier is enabled when the voltage applied to the \overline{PD} pin is greater than +V_s – 1.25 V. In a single-supply application, the voltage threshold is typically +3.75 V, and in a ±2.5 V dual-supply application, the voltage threshold is typically +1.25 V. The amplifier is also enabled when the \overline{PD} pin is left floating (not connected). However, the amplifier is powered down when the voltage on the \overline{PD} pin is lower than 2.5 V from +V_s. If the \overline{PD} pin is not used, it is best to connect it to the positive supply.

Table 7. Power-Down Voltage Control

PD Pin	5 V	±2.5 V	3 V	
Not Active	>3.75 V	>1.25 V	>1.75 V	•
Active	<2 V	<0 V	<1 V	

SINGLE-SUPPLY OPERATION

The ADA4855-3 is designed for a single power supply. Figure 54 shows the schematic for a single 5 V supply video driver. The input signal is ac-coupled into the amplifier via C1. Resistor R2 and Resistor R4 establish the input midsupply reference for the amplifier. C5 prevents constant current from being drawn through the gain set resistor. C6 is the output coupling capacitor. For more information on ac-coupled single-supply operation of op amps, see *Avoiding Op-Amp Instability Problems in Single-Supply Applications*, Analog Dialogue, Volume 35, Number 2, March-May, 2001, at www.analog.com.




Figure 54. AC-Coupled, Single-Supply Video Driver Schematic

Another way to configure the ADA4855-3 in single-supply operation is dc-coupled. The common-mode input voltage can go ~200 mV below ground, which makes it a true single-supply amplifier. However, in video applications, the black level is set at 0 V, which means that the output of the amplifier must go to ground level as well. The ADA4855-3 has a rail-to-rail output that can swing to within 100 mV from either rail. Figure 55 shows the schematic for adding 50 mV dc offset to the input signal so that the output is not clipped while still properly terminating the input with 75 Ω .




Figure 55. DC-Coupled, Single-Supply Video Driver Schematic

POWER SUPPLY BYPASSING

Careful attention must be paid to bypassing the power supply pins of the ADA4855-3. High quality capacitors with low equivalent series resistance (ESR), such as multilayer ceramic capacitors (MLCCs), should be used to minimize supply voltage ripple and power dissipation. A large, usually tantalum, 2.2 μF to 47 μF capacitor located in close proximity to the ADA4855-3 is required to provide good decoupling for lower frequency signals. The actual value is determined by the circuit transient and frequency requirements. In addition, 0.1 μF MLCC decoupling capacitors should be located as close to each of the power supply pins and across both supplies as is physically possible, no more than 1/8-inch away. The ground returns should terminate immediately into the ground plane. Locating the bypass capacitor return close to the load return minimizes ground loops and improves performance.

LAYOUT

As is the case with all high speed applications, careful attention to printed circuit board (PCB) layout details prevents associated board parasitics from becoming problematic. The ADA4855-3 can operate at up to 410 MHz; therefore, proper RF design techniques must be employed. The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance return path. Removing the ground plane on all layers from the area near and under the input and output pins reduces stray capacitance. Signal lines connecting the feedback and gain resistors should be kept as short as possible to minimize the inductance and stray capacitance associated with these traces. Termination resistors and loads should be located as close as possible to their respective inputs and outputs. Input and output traces should be kept as far apart as possible to minimize coupling (crosstalk) through the board. Adherence to microstrip or stripline design techniques for long signal traces (greater than 1 inch) is recommended. For more information on high speed board layout, see A Practical Guide to High-Speed Printed-Circuit-Board Layout, Analog Dialogue, Volume 39, September 2005, at www.analog.com.

OUTLINE DIMENSIONS




Figure 56.16-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 4 mm × 4 mm Body, Very Thin Quad (CP-16-4) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Ordering Quantity
ADA4855-3YCPZ-R2 ¹	−40°C to +105°C	16-Lead LFCSP_VQ	CP-16-4	250
ADA4855-3YCPZ-R7 ¹	-40°C to +105°C	16-Lead LFCSP_VQ	CP-16-4	1,500
ADA4855-3YCPZ-RL ¹	−40°C to +105°C	16-Lead LFCSP_VQ	CP-16-4	5,000

¹ Z = RoHS Compliant Part.

NOTES

NOTES

