#### 查询ADuM1410ARWZ-RL供应商

### 捷多邦,专业PCB打样工厂,24小时加急出货

# **ANALOG DEVICES**

# Quad-Channel Digital Isolators ADuM1410/ADuM1411/ADuM1412

FUNCTIONAL BLOCK DIAGRAMS

#### **FEATURES**

Low power operation **5 V operation** 1.3 mA per channel maximum @ 0 Mbps to 2 Mbps 4.0 mA per channel maximum @ 10 Mbps **3 V operation** 0.8 mA per channel maximum @ 0 Mbps to 2 Mbps 1.8 mA per channel maximum @ 10 Mbps **Bidirectional communication** 3 V/5 V level translation High temperature operation: 105°C Up to 10 Mbps data rate (NRZ) Programmable default output state High common-mode transient immunity: >25 kV/µs 16-lead, RoHS-compliant, SOIC wide body package Safety and regulatory approvals UL recognition: 2500 V rms for 1 minute per UL 1577 CSA component acceptance notice #5A **VDE certificate of conformity** DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12  $V_{IORM} = 560 V peak$ 

#### APPLICATIONS

General-purpose multichannel isolation SPI interface/data converter isolation RS-232/RS-422/RS-485 transceivers Industrial field bus isolation


#### **GENERAL DESCRIPTION**

The ADuM141x<sup>1</sup> are four-channel digital isolators based on Analog Devices, Inc. *i*Coupler<sup>®</sup> technology. Combining high speed CMOS and monolithic air core transformer technologies, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, *i*Coupler devices remove the design difficulties commonly associated with optocouplers. The usual concerns that arise with optocouplers, such as uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects, are eliminated with the simple *i*Coupler digital interfaces and stable performance characteristics. The need for external drivers and other discrete components is eliminated with these *i*Coupler products.

Protected by U.S. Patents 5,952,849, 6,873,065 and 7,075,329. Other patents pending.

Information turnshed by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.



Furthermore, *i*Coupler devices consume one-tenth to one-sixth the power of optocouplers at comparable signal data rates.

The ADuM141x isolators provide four independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide) up to 10 Mbps. All models operate with the supply voltage on either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier. All products also have a default output control pin. This allows the user to define the logic state the outputs are to adopt in the absence of the input power. Unlike other optocoupler alternatives, the ADuM141x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com

# **TABLE OF CONTENTS**

| Features 1   |
|--|
| Applications1  |
| Functional Block Diagrams1   |
| General Description 1  |
| Revision History 2   |
| Specifications   |
| Electrical Characteristics—5 V Operation                                     |
| Electrical Characteristics—3 V Operation                                     |
| Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V<br>Operation             |
| Package Characteristics10  |
| Regulatory Information10   |
| Insulation and Safety-Related Specifications                                 |
| DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12<br>Insulation Characteristics11 |

# Recommended Operating Conditions ...... 11 Absolute Maximum Ratings ..... 12 Typical Performance Characteristics ...... 17 Applications Information ...... 19 PC Board Layout ..... 19 Propagation Delay-Related Parameters...... 19 DC Correctness and Magnetic Field Immunity...... 19 Ordering Guide ...... 22

#### **REVISION HISTORY**

#### 6/07—Rev. F to Rev. G

| Updated VDE Certification Throughout      | 1  |
|---|----|
| Changes to Features and Applications      | 1  |
| Changes to DC Specifications in Table 1   | 3  |
| Changes to DC Specifications in Table 2   | 5  |
| Changes to DC Specifications in Table 3   | 7  |
| Changes to Regulatory Information Section | 10 |
| Added Table 10                            | 12 |
| Added Insulation Lifetime Section         | 21 |
|   |    |

#### 2/07—Rev. E to Rev F

| Added ADuM1410ARWZ                        | Universal |
|---|-----------|
| Updated Pin Name CTRL to CTRL2 Throughout |           |
| Changes to Ordering Guide                 |           |

#### 10/06—Rev. D to Rev. E

| Added ADuM1411 and ADuM1412       | Universal |
|-----------------------------------|-----------|
| Deleted ADuM1310                  | Universal |
| Changes to Features               | 1         |
| Changes to Specifications Section | 3         |
| Updated Outline Dimensions        |           |
| Changes to Ordering Guide         |           |
|                                   |           |

#### 3/06-Rev. C to Rev. D

| Added Note 1 and Changes to Figure 2 | 1 |
|--------------------------------------|---|
| Changes to Absolute Maximum Ratings  |   |

11/05-Rev. SpB to Rev. C: Initial Version

### **SPECIFICATIONS** ELECTRICAL CHARACTERISTICS—5 V OPERATION

 $4.5 \text{ V} \le \text{V}_{\text{DD1}} \le 5.5 \text{ V}$ ,  $4.5 \text{ V} \le \text{V}_{\text{DD2}} \le 5.5 \text{ V}$ ; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}\text{C}$ ,  $V_{\text{DD1}} = V_{\text{DD2}} = 5 \text{ V}$ . All voltages are relative to their respective ground.

| Parameter   | Symbol   | Min                                   | Тур       | Max  | Unit | Test Conditions  |
|---|--|---------------------------------------|-----------|------|------|--|
| DC SPECIFICATIONS   |  |                                       |           |      |      |  |
| Input Supply Current per Channel,<br>Quiescent                    | Iddi (Q)   |                                       | 0.50      | 0.73 | mA   |  |
| Output Supply Current per Channel,<br>Quiescent                   | I <sub>DDO (Q)</sub>                               |                                       | 0.38      | 0.53 | mA   |  |
| ADuM1410, Total Supply Current,<br>Four Channels <sup>1</sup>     |  |                                       |           |      |      |  |
| DC to 2 Mbps  |  |                                       |           |      |      |  |
| V <sub>DD1</sub> Supply Current                                   | I <sub>DD1 (Q)</sub>                               |                                       | 2.4       | 3.2  | mA   | DC to 1 MHz logic signal frequency   |
| V <sub>DD2</sub> Supply Current                                   | DD2 (Q)  |                                       | 1.2       | 1.6  | mA   | DC to 1 MHz logic signal frequency   |
| 10 Mbps (BRWZ Version Only)                                       |  |                                       |           |      |      | , , ,  |
| V <sub>DD1</sub> Supply Current                                   | IDD1 (10)  |                                       | 8.8       | 12   | mA   | 5 MHz logic signal frequency   |
| V <sub>DD2</sub> Supply Current                                   | DD2 (10)   |                                       | 2.8       | 4.0  | mA   | 5 MHz logic signal frequency   |
| ADuM1411, Total Supply Current,<br>Four Channels <sup>1</sup>     |  |                                       |           |      |      |  |
| DC to 2 Mbps  |  |                                       |           |      |      |  |
| VDD1 Supply Current   | I <sub>DD1 (Q)</sub>                               |                                       | 2.2       | 2.8  | mA   | DC to 1 MHz logic signal<br>frequency  |
| V <sub>DD2</sub> Supply Current                                   | I <sub>DD2 (Q)</sub>                               |                                       | 1.8       | 2.4  | mA   | DC to 1 MHz logic signal<br>frequency  |
| 10 Mbps (BRWZ Version Only)                                       |  |                                       |           |      |      |  |
| V <sub>DD1</sub> Supply Current                                   | I <sub>DD1 (10)</sub>                              |                                       | 5.4       | 7.6  | mA   | 5 MHz logic signal frequency   |
| VDD2 Supply Current   | I <sub>DD2 (10)</sub>                              |                                       | 3.8       | 5.3  | mA   | 5 MHz logic signal frequency   |
| ADuM1412, Total Supply Current,<br>Four Channels <sup>1</sup>     |  |                                       |           |      |      |  |
| DC to 2 Mbps  |  |                                       |           |      |      |  |
| $V_{DD1}$ or $V_{DD2}$ Supply Current                             | I <sub>DD1 (Q)</sub> , I <sub>DD2 (Q)</sub>        |                                       | 2.0       | 2.6  | mA   | DC to 1 MHz logic signal<br>frequency  |
| 10 Mbps (BRWZ Version Only)                                       |  |                                       |           |      |      |  |
| V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current<br>All Models | IDD1 (10), IDD2 (10)                               |                                       | 4.6       | 6.5  | mA   | 5 MHz logic signal frequency   |
| Input Currents  | Iia, Iib, Iic,<br>Iid, Ictrl1,<br>Ictrl2, Idisable | -10                                   | +0.0<br>1 | +10  | μA   | $\begin{array}{l} 0 \ V \leq V_{IA}, \ V_{IB}, \ V_{IC}, \ V_{ID} \leq V_{DD1} \ or \ V_{DD2}, \\ 0 \ V \leq V_{CTRL1}, \ V_{CTRL2} \leq V_{DD1} \ or \ V_{DD2}, \\ 0 \ V \leq V_{DISABLE} \leq V_{DD1} \end{array}$ |
| Logic High Input Threshold  | VIH  | 2.0                                   |           |      | V    |  |
| Logic Low Input Threshold   | Vii  |                                       |           | 0.8  | v    |  |
| Logic High Output Voltages  | V <sub>OAH</sub> , V <sub>OBH</sub> ,              | $(V_{DD1} \text{ or } V_{DD2}) - 0.1$ | 5.0       |      | V    | $I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$  |
| 5 5 1 5   | V <sub>OCH</sub> , V <sub>ODH</sub>                | $(V_{DD1} \text{ or } V_{DD2}) - 0.4$ | 4.8       |      | v    | $I_{\text{Ox}} = -4 \text{ mA}, V_{\text{Ix}} = V_{\text{IxH}}$  |
| Logic Low Output Voltages   | VOAL, VOBL,  | (,                                    | 0.0       | 0.1  | v    | $I_{0x} = 20 \ \mu A, V_{1x} = V_{1xL}$  |
| 5 1 5   | V <sub>OCL</sub> , V <sub>ODL</sub>                |                                       | 0.04      | 0.1  | v    | $I_{0x} = 400 \ \mu A, V_{1x} = V_{1xL}$   |
|   |  |                                       | 0.2       | 0.4  | V    | $I_{\text{Ox}} = 4 \text{ mA}, V_{\text{Ix}} = V_{\text{IxL}}$   |
| SWITCHING SPECIFICATIONS  |  |                                       |           |      | -    |  |
| ADuM141xARWZ  |  |                                       |           |      |      |  |
| Minimum Pulse Width <sup>2</sup>                                  | PW   |                                       |           | 1000 | ns   | $C_L = 15 \text{ pF}$ , CMOS signal levels   |
| Maximum Data Rate <sup>3</sup>                                    |  | 1                                     |           |      | Mbps | $C_L = 15 \text{ pF}$ , CMOS signal levels   |
| Propagation Delay <sup>4</sup>                                    | tphl, tplh   | 20                                    | 65        | 100  | ns   | $C_L = 15 \text{ pF}$ , CMOS signal levels   |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$                   | PWD  |                                       |           | 40   | ns   | $C_L = 15 \text{ pF}, \text{CMOS signal levels}$   |

| Parameter   | Symbol                         | Min | Тур  | Max | Unit        | Test Conditions  |
|---|--------------------------------|-----|------|-----|-------------|--|
| Propagation Delay Skew <sup>5</sup>   | t <sub>PSK</sub>               |     |      | 50  | ns          | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| Channel-to-Channel Matching <sup>6</sup>                                    | t <sub>PSKCD/OD</sub>          |     |      | 50  | ns          | $C_{L} = 15 \text{ pF}$ , CMOS signal levels                                     |
| ADuM141xBRWZ  |                                |     |      |     |             |  |
| Minimum Pulse Width <sup>2</sup>  | PW                             |     |      | 100 | ns          | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| Maximum Data Rate <sup>3</sup>  |                                | 10  |      |     | Mbps        | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| Propagation Delay <sup>4</sup>  | tphl, tplh                     | 20  | 30   | 50  | ns          | $C_{L} = 15 \text{ pF}$ , CMOS signal levels                                     |
| Pulse Width Distortion,  t <sub>PLH</sub> – t <sub>PHL</sub>   <sup>4</sup> | PWD                            |     |      | 5   | ns          | $C_{L} = 15 \text{ pF}$ , CMOS signal levels                                     |
| Change vs. Temperature  |                                |     | 5    |     | ps/°C       | $C_{L} = 15 \text{ pF}$ , CMOS signal levels                                     |
| Propagation Delay Skew <sup>5</sup>   | t <sub>PSK</sub>               |     |      | 30  | ns          | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| Channel-to-Channel Matching,<br>Codirectional Channels <sup>6</sup>         | <b>t</b> pskcd                 |     |      | 5   | ns          | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| Channel-to-Channel Matching,<br>Opposing-Directional Channels <sup>6</sup>  | <b>t</b> pskod                 |     |      | 6   | ns          | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| All Models  |                                |     |      |     |             |  |
| Output Rise/Fall Time (10% to 90%)  | t <sub>R</sub> /t <sub>F</sub> |     | 2.5  |     | ns          | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| Common-Mode Transient<br>Immunity<br>at Logic High Output <sup>7</sup>      | CM <sub>H</sub>                | 25  | 35   |     | kV/μs       | $V_{lx} = V_{DD1}$ or $V_{DD2}$ , $V_{CM} = 1000$ V, transient magnitude = 800 V |
| Common-Mode Transient<br>Immunity<br>at Logic Low Output <sup>7</sup>       | CML                            | 25  | 35   |     | kV/μs       | $V_{lx} = 0 V$ , $V_{CM} = 1000 V$ , transient magnitude = 800 V                 |
| Refresh Rate  | fr                             |     | 1.2  |     | Mbps        |  |
| Input Enable Time <sup>8</sup>  | tenable                        |     |      | 2.0 | μs          | $V_{IA}$ , $V_{IB}$ , $V_{IC}$ , $V_{ID} = 0$ V or $V_{DD1}$                     |
| Input Disable Time <sup>8</sup>   | tdisable                       |     |      | 5.0 | μs          | $V_{IA}$ , $V_{IB}$ , $V_{IC}$ , $V_{ID} = 0$ V or $V_{DD1}$                     |
| Input Dynamic Supply Current per<br>Channel <sup>9</sup>                    | I <sub>DDI (D)</sub>           |     | 0.12 |     | mA/<br>Mbps |  |
| Output Dynamic Supply Current<br>per Channel <sup>9</sup>                   | I <sub>DDO (D)</sub>           |     | 0.04 |     | mA/<br>Mbps |  |

<sup>1</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1410/ADuM1411/ADuM1412 channel configurations.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

 $^{4}$  t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>k</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>ix</sub> signal to the 50% level of the rising edge of the V<sub>ox</sub> signal.

<sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>7</sup> [CM<sub>H</sub>] is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. [CM<sub>L</sub>] is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.</p>

<sup>8</sup> Input enable time is the duration from when V<sub>DISABLE</sub> is set low until the output states are guaranteed to match the input states in the absence of any input data logic transitions. If an input data logic transition within a given channel does occur within this time interval, the output of that channel reaches the correct state within the much shorter duration as determined by the propagation delay specifications within this data sheet. Input disable time is the duration from when V<sub>DISABLE</sub> is set high until the output states are guaranteed to reach their programmed output levels, as determined by the CTRL<sub>2</sub> logic state (see Table 14).

<sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

#### **ELECTRICAL CHARACTERISTICS—3 V OPERATION**

 $2.7 \text{ V} \le V_{DD1} \le 3.6 \text{ V}, 2.7 \text{ V} \le V_{DD2} \le 3.6 \text{ V};$  all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = V_{DD2} = 3.0 \text{ V}$ . All voltages are relative to their respective ground.

| Parameter   | Symbol  | Min   | Тур   | Max  | Unit | Test Conditions  |
|---|---|---|-------|------|------|--|
| DC SPECIFICATIONS   |   |   | 76    |      |      |  |
| Input Supply Current per Channel,<br>Quiescent                | I <sub>DDI (Q)</sub>  |   | 0.25  | 0.38 | mA   |  |
| Output Supply Current per Channel,<br>Quiescent               | Iddo (Q)  |   | 0.19  | 0.33 | mA   |  |
| ADuM1410, Total Supply Current, Four<br>Channels <sup>1</sup> |   |   |       |      |      |  |
| DC to 2 Mbps  |   |   |       |      |      |  |
| VDD1 Supply Current   | I <sub>DD1 (Q)</sub>  |   | 1.2   | 1.6  | mA   | DC to 1 MHz logic signal<br>frequency  |
| V <sub>DD2</sub> Supply Current                               | I <sub>DD2 (Q)</sub>  |   | 0.8   | 1.0  | mA   | DC to 1 MHz logic signal<br>frequency  |
| 10 Mbps (BRWZ Version Only)                                   |   |   |       |      |      |  |
| VDD1 Supply Current   | IDD1 (10)   |   | 4.5   | 6.5  | mA   | 5 MHz logic signal frequency   |
| VDD2 Supply Current   | I <sub>DD2 (10)</sub>   |   | 1.4   | 1.8  | mA   | 5 MHz logic signal frequency   |
| ADuM1411, Total Supply Current, Four<br>Channels <sup>1</sup> |   |   |       |      |      |  |
| DC to 2 Mbps  |   |   |       |      |      |  |
| V <sub>DD1</sub> Supply Current                               | I <sub>DD1 (Q)</sub>  |   | 1.0   | 1.9  | mA   | DC to 1 MHz logic signal frequency   |
| V <sub>DD2</sub> Supply Current                               | I <sub>DD2</sub> (Q)  |   | 0.9   | 1.7  | mA   | DC to 1 MHz logic signal<br>frequency  |
| 10 Mbps (BRWZ Version Only)                                   |   |   |       |      |      |  |
| VDD1 Supply Current   | IDD1 (10)   |   | 3.1   | 4.5  | mA   | 5 MHz logic signal frequency   |
| VDD2 Supply Current   | IDD2 (10)   |   | 2.1   | 3.0  | mA   | 5 MHz logic signal frequency   |
| ADuM1412, Total Supply Current, Four<br>Channels <sup>1</sup> |   |   |       |      |      |  |
| DC to 2 Mbps  |   |   |       |      |      |  |
| $V_{DD1}$ or $V_{DD2}$ Supply Current                         | I <sub>DD1 (Q)</sub> , I <sub>DD2 (Q)</sub>   |   | 1.0   | 1.8  | mA   | DC to 1 MHz logic signal<br>frequency  |
| 10 Mbps (BRWZ Version Only)                                   |   |   |       |      |      |  |
| $V_{DD1}$ or $V_{DD2}$ Supply Current                         | I <sub>DD1 (10)</sub> , I <sub>DD2 (10)</sub>   |   | 2.6   | 3.8  | mA   | 5 MHz logic signal frequency   |
| All Models  |   |   |       |      |      |  |
| Input Currents  | I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> ,<br>IID, Ictrl1,<br>Ictrl2, Idisable | -10   | +0.01 | +10  | μA   | $\begin{array}{l} 0 \ V \leq V_{IAV} \ V_{IBV} \ V_{ICV} \ V_{ID} \leq V_{DD1} \ or \ V_{DD2}, \\ 0 \ V \leq V_{CTRL1}, \ V_{CTRL2} \leq V_{DD1} \ or \ V_{DD2}, \\ 0 \ V \leq V_{DISARIF} \leq V_{DD1} \end{array}$ |
| Logic High Input Threshold                                    | VIH   | 1.6   |       |      | v    |  |
| Logic Low Input Threshold                                     | VIL   |   |       | 0.4  | v    |  |
| Logic High Output Voltages                                    | Vоан, Vовн,   | (V <sub>DD1</sub> or V <sub>DD2</sub> ) – 0.1 | 3.0   |      | v    | $I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$  |
|   | V <sub>OCH</sub> , V <sub>ODH</sub>   | $(V_{DD1} \text{ or } V_{DD2}) - 0.4$         | 2.8   |      | v    | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$   |
| Logic Low Output Voltages                                     | VOAL, VOBL,   |   | 0.0   | 0.1  | V    | $I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$  |
|   | Vocl, Vodl  |   | 0.04  | 0.1  | V    | $I_{0x} = 400 \ \mu A, V_{1x} = V_{1xL}$   |
|   |   |   | 0.2   | 0.4  | V    | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$  |
| SWITCHING SPECIFICATIONS                                      |   |   |       |      | 1    |  |
| ADuM141xARWZ  |   |   |       |      | 1    |  |
| Minimum Pulse Width <sup>2</sup>                              | PW  |   |       | 1000 | ns   | $C_{L} = 15 \text{ pF}$ , CMOS signal levels   |
| Maximum Data Rate <sup>3</sup>                                |   | 1   |       |      | Mbps | $C_{L} = 15 \text{ pF}$ , CMOS signal levels   |
| Propagation Delay <sup>4</sup>                                | tphl, tplh  | 20  | 75    | 100  | ns . | $C_{L} = 15 \text{ pF}$ , CMOS signal levels   |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$               | PWD   |   |       | 40   | ns   | $C_{L} = 15 \text{ pF}$ , CMOS signal levels   |
| Propagation Delay Skew <sup>5</sup>                           | t <sub>PSK</sub>  |   |       | 50   | ns   | $C_{L} = 15 \text{ pF}$ , CMOS signal levels   |

| Parameter  | Symbol                         | Min | Тур  | Max | Unit        | Test Conditions  |
|--|--------------------------------|-----|------|-----|-------------|--|
| Channel-to-Channel Matching <sup>6</sup>                                   | t <sub>PSKCD/OD</sub>          |     |      | 50  | ns          | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| ADuM141xBRWZ   |                                |     |      |     |             |  |
| Minimum Pulse Width <sup>2</sup>   | PW                             |     |      | 100 | ns          | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| Maximum Data Rate <sup>3</sup>   |                                | 10  |      |     | Mbps        | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| Propagation Delay <sup>4</sup>   | tphl, tplh                     | 20  | 40   | 60  | ns          | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$                            | PWD                            |     |      | 5   | ns          | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| Change vs. Temperature   |                                |     | 5    |     | ps/°C       | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| Propagation Delay Skew <sup>5</sup>  | tрsк                           |     |      | 30  | ns          | $C_{L} = 15 \text{ pF}$ , CMOS signal levels                                     |
| Channel-to-Channel Matching,<br>Codirectional Channels <sup>6</sup>        | <b>t</b> pskcd                 |     |      | 5   | ns          | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| Channel-to-Channel Matching,<br>Opposing-Directional Channels <sup>6</sup> | <b>t</b> <sub>PSKOD</sub>      |     |      | 6   | ns          | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| All Models   |                                |     |      |     |             |  |
| Output Rise/Fall Time (10% to 90%)   | t <sub>R</sub> /t <sub>F</sub> |     | 2.5  |     | ns          | $C_L = 15 \text{ pF}$ , CMOS signal levels                                       |
| Common-Mode Transient Immunity<br>at Logic High Output <sup>7</sup>        | CM <sub>H</sub>                | 25  | 35   |     | kV∕µs       | $V_{lx} = V_{DD1}$ or $V_{DD2}$ , $V_{CM} = 1000$ V, transient magnitude = 800 V |
| Common-Mode Transient Immunity<br>at Logic Low Output <sup>7</sup>         | CM⊾                            | 25  | 35   |     | kV∕µs       | $V_{lx} = 0 V, V_{CM} = 1000 V,$<br>transient magnitude = 800 V                  |
| Refresh Rate   | fr                             |     | 1.1  |     | Mbps        |  |
| Input Enable Time <sup>8</sup>   | tenable                        |     | 2.0  |     | μs          | $V_{IA}$ , $V_{IB}$ , $V_{IC}$ , $V_{ID} = 0$ V or $V_{DD1}$                     |
| Input Disable Time <sup>8</sup>  | t <sub>DISABLE</sub>           |     | 5.0  |     | μs          | $V_{IA}$ , $V_{IB}$ , $V_{IC}$ , $V_{ID} = 0$ V or $V_{DD1}$                     |
| Input Dynamic Supply Current per<br>Channel <sup>9</sup>                   | Iddi (d)                       |     | 0.07 |     | mA/<br>Mbps |  |
| Output Dynamic Supply Current per<br>Channel <sup>9</sup>                  | I <sub>DDO (D)</sub>           |     | 0.02 |     | mA/<br>Mbps |  |

<sup>1</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1410/ADuM1411/ADuM1412 channel configurations.

The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>4</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>ix</sub> signal to the 50% level of the rising edge of the V<sub>ox</sub> signal.

<sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>7</sup> [CM<sub>H</sub>] is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. [CM<sub>H</sub>] is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.</p>

<sup>8</sup> Input enable time is the duration from when V<sub>DISABLE</sub> is set low until the output states are guaranteed to match the input states in the absence of any input data logic transitions. If an input data logic transition within a given channel does occur within this time interval, the output of that channel reaches the correct state within the much shorter duration as determined by the propagation delay specifications within this data sheet. Input disable time is the duration from when V<sub>DISABLE</sub> is set high until the output states are guaranteed to reach their programmed output levels, as determined by the CTRL<sub>2</sub> logic state (see Table 14).

<sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

#### **ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V OPERATION**

5 V/3 V operation:  $4.5 \text{ V} \le \text{V}_{\text{DD1}} \le 5.5 \text{ V}$ ,  $2.7 \text{ V} \le \text{V}_{\text{DD2}} \le 3.6 \text{ V}$ ; 3 V/5 V operation:  $2.7 \text{ V} \le \text{V}_{\text{DD1}} \le 3.6 \text{ V}$ ,  $4.5 \text{ V} \le \text{V}_{\text{DD2}} \le 5.5 \text{ V}$ ; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}\text{C}$ ;  $V_{\text{DD1}} = 3.0 \text{ V}$ ,  $V_{\text{DD2}} = 5 \text{ V}$ ; or  $V_{\text{DD1}} = 5 \text{ V}$ ,  $V_{\text{DD2}} = 3.0 \text{ V}$ . All voltages are relative to their respective ground.

| Parameter   | Symbol                | Min | Тур  | Max  | Unit | Test Conditions                    |
|---|-----------------------|-----|------|------|------|------------------------------------|
| DC SPECIFICATIONS   |                       |     |      |      |      |                                    |
| Input Supply Current per Channel,<br>Quiescent                | I <sub>DDI (Q)</sub>  |     |      |      |      |                                    |
| 5 V/3 V Operation   |                       |     | 0.50 | 0.73 | mA   |                                    |
| 3 V/5 V Operation   |                       |     | 0.25 | 0.38 | mA   |                                    |
| Output Supply Current per Channel,<br>Quiescent               | I <sub>DDO (Q)</sub>  |     |      |      |      |                                    |
| 5 V/3 V Operation   |                       |     | 0.19 | 0.33 | mA   |                                    |
| 3 V/5 V Operation   |                       |     | 0.38 | 0.53 | mA   |                                    |
| ADuM1410, Total Supply Current, Four<br>Channels <sup>1</sup> |                       |     |      |      |      |                                    |
| DC to 2 Mbps  |                       |     |      |      |      |                                    |
| V <sub>DD1</sub> Supply Current                               | IDD1 (Q)              |     |      |      |      |                                    |
| 5 V/3 V Operation   |                       |     | 2.4  | 3.2  | mA   | DC to 1 MHz logic signal frequency |
| 3 V/5 V Operation   |                       |     | 1.2  | 1.6  | mA   | DC to 1 MHz logic signal frequency |
| V <sub>DD2</sub> Supply Current                               | IDD2 (Q)              |     |      |      |      |                                    |
| 5 V/3 V Operation   |                       |     | 0.8  | 1.0  | mA   | DC to 1 MHz logic signal frequency |
| 3 V/5 V Operation   |                       |     | 1.2  | 1.6  | mA   | DC to 1 MHz logic signal frequency |
| 10 Mbps (BRWZ Version Only)                                   |                       |     |      |      |      |                                    |
| VDD1 Supply Current   | DD1 (10)              |     |      |      |      |                                    |
| 5 V/3 V Operation   |                       |     | 8.6  | 11   | mA   | 5 MHz logic signal frequency       |
| 3 V/5 V Operation   |                       |     | 3.4  | 6.5  | mA   | 5 MHz logic signal frequency       |
| V <sub>DD2</sub> Supply Current                               | I <sub>DD2 (10)</sub> |     |      |      |      |                                    |
| 5 V/3 V Operation   |                       |     | 1.4  | 1.8  | mA   | 5 MHz logic signal frequency       |
| 3 V/5 V Operation   |                       |     | 2.6  | 3.0  | mA   | 5 MHz logic signal frequency       |
| ADuM1411, Total Supply Current, Four<br>Channels <sup>1</sup> |                       |     |      |      |      |                                    |
| DC to 2 Mbps  |                       |     |      |      |      |                                    |
| V <sub>DD1</sub> Supply Current                               | IDD1 (Q)              |     |      |      |      |                                    |
| 5 V/3 V Operation   |                       |     | 2.2  | 2.8  | mA   | DC to 1 MHz logic signal frequency |
| 3 V/5 V Operation   |                       |     | 1.0  | 1.9  | mA   | DC to 1 MHz logic signal frequency |
| V <sub>DD2</sub> Supply Current                               | IDD2 (Q)              |     |      |      |      |                                    |
| 5 V/3 V Operation   |                       |     | 0.9  | 1.7  | mA   | DC to 1 MHz logic signal frequency |
| 3 V/5 V Operation   |                       |     | 1.7  | 2.4  | mA   | DC to 1 MHz logic signal frequency |
| 10 Mbps (BRWZ Version Only)                                   |                       |     |      |      |      |                                    |
| V <sub>DD1</sub> Supply Current                               | IDD1 (10)             |     |      |      |      |                                    |
| 5 V/3 V Operation   |                       |     | 5.4  | 7.6  | mA   | 5 MHz logic signal frequency       |
| 3 V/5 V Operation   |                       |     | 3.1  | 4.5  | mA   | 5 MHz logic signal frequency       |
| V <sub>DD2</sub> Supply Current                               | I <sub>DD2 (10)</sub> |     |      |      |      |                                    |
| 5 V/3 V Operation   |                       |     | 2.1  | 3.0  | mA   | 5 MHz logic signal frequency       |

| 3 W/5 V Operation         5.8         5.3         mA         5 MHz logic signal frequency           ADum112 (Carcent Four<br>Doc to 2 Mbps         kon sz         2.0         2.6         mA         DC to 1 MHz logic signal frequency           3 W/5 V Operation         1.0         1.8         mA         DC to 1 MHz logic signal frequency           3 W/5 V Operation         1.0         1.8         mA         DC to 1 MHz logic signal frequency           3 W/5 V Operation         1.0         1.8         mA         DC to 1 MHz logic signal frequency           3 W/5 V Operation         1.0         1.8         mA         DC to 1 MHz logic signal frequency           3 W/5 V Operation         2.0         2.6         3.8         mA         5 MHz logic signal frequency           3 W/5 V Operation         2.6         3.8         mA         5 MHz logic signal frequency           3 W/5 V Operation         2.6         3.8         mA         5 MHz logic signal frequency           3 W/5 V Operation         2.6         3.8         mA         5 MHz logic signal frequency           All Models         Input Currents         Ison w         2.6         3.8         mA         5 MHz logic signal frequency           All Models         Input Currents         Ison w         Ison w  | Parameter  | Symbol              | Min                                   | Tun   | Max      | Unit | Test Conditions   |
|---|--|---------------------|---------------------------------------|-------|----------|------|---|
| ADUMI 112, Total Supply Current, Four<br>Channels'         Kor 10,<br>SV32 VOperation         Kor 10,<br>SV32 VOperation         DC to 1 MHz logic signal<br>frequency           3 V/5 VOperation         1.0         1.8         mA         DC to 1 MHz logic signal<br>frequency           3 V/5 VOperation         1.0         1.8         mA         DC to 1 MHz logic signal<br>frequency           3 V/5 VOperation         2.0         2.6         mA         DC to 1 MHz logic signal<br>frequency           3 V/5 VOperation         2.0         2.6         mA         DC to 1 MHz logic signal<br>frequency           3 V/5 VOperation         2.0         2.6         3.8         mA         S MHz logic signal frequency           3 V/5 VOperation         2.6         3.8         mA         S MHz logic signal frequency           3 V/5 VOperation         2.6         3.8         mA         S MHz logic signal frequency           3 V/5 VOperation         2.0         2.6         3.8         mA         S MHz logic signal frequency           4 Not Currents         Isource         2.6         3.8         mA         S MHz logic signal frequency           3 V/5 VOperation         1.6         -10         +0.01         +10         µA         0 V ≤ VavWa Vovs S Vov           3 V/5 VOperation         1.6         V   | Parameter  | Symbol              | Min                                   | Typ   | Max      |      |   |
| $ \begin{array}{c c c c c c } \hline Channels' & Vi3 V Operation & Vi3 V Operation$   | •  |                     |                                       | 3.8   | 5.3      | MA   | S IVITIZ logic signal frequency   |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $   |  |                     |                                       |       |          |      |   |
| 5 V/3 V Operation         2.0         2.6         mA         DC to 1 MHz logic signal frequency           3 V/5 V Operation         1.0         1.8         mA         DC to 1 MHz logic signal frequency           3 V/5 V Operation         1.0         1.8         mA         DC to 1 MHz logic signal frequency           3 V/5 V Operation         2.0         2.6         mA         DC to 1 MHz logic signal frequency           10 Mbps (BRWZ Version Only)         Vorse Vorgenzion         2.0         2.6         mA         DC to 1 MHz logic signal frequency           3 V/5 V Operation         4.6         6.5         mA         5 MHz logic signal frequency           3 V/5 V Operation         4.6         6.5         mA         5 MHz logic signal frequency           3 V/5 V Operation         2.6         3.8         mA         5 MHz logic signal frequency           4 Models         Input Currents         Ingus, kinze         -10         +0.01         +10         µA         0 V ≤ VavAv, VcVv ≤ Voor or Voor 0V ≤ Voor Voor 0V  |  |                     |                                       |       |          |      |   |
| 5 V/3 V Operation         2.0         2.6         mA         DC to 1 MHz logic signal frequency           3 V/5 V Operation         1.0         1.8         mA         DC to 1 MHz logic signal frequency           3 V/5 V Operation         1.0         1.8         mA         DC to 1 MHz logic signal frequency           3 V/5 V Operation         2.0         2.6         mA         DC to 1 MHz logic signal frequency           10 Mbps (BRWZ Version Only)         Vois         2.0         2.6         mA         DC to 1 MHz logic signal frequency           3 V/5 V Operation         4.6         6.5         mA         5 MHz logic signal frequency           3 V/5 V Operation         2.6         3.8         mA         5 MHz logic signal frequency           3 V/5 V Operation         2.6         3.8         mA         5 MHz logic signal frequency           4 MModels         Input Currents         Is, Is, Ic, Ic, Ic, Ic, Ic, Ic, Ic, Ic, Ic, Ic  | ·  | IDD1 (Q)            |                                       |       |          |      |   |
| 3 V/5 V Operation         1.0         1.8         mA         DC to 1 MHz logic signal frequency           3 V/5 V Operation         1.0         1.8         mA         DC to 1 MHz logic signal frequency           3 V/5 V Operation         2.0         2.6         mA         DC to 1 MHz logic signal frequency           10 Mbps (BRWZ Version Only)         Vox Supply Current         Ion cen         4.6         6.5         mA         S MHz logic signal frequency           3 V/5 V Operation         4.6         6.5         mA         S MHz logic signal frequency           3 V/5 V Operation         4.6         6.5         mA         S MHz logic signal frequency           3 V/5 V Operation         1.0         4.6         6.5         mA         S MHz logic signal frequency           3 V/5 V Operation         1.0         1.0         4.6         6.5         MA         S MHz logic signal frequency           3 V/5 V Operation         1.0         1.0         1.0         1.0         V         Vox Vox         Vox           3 V/5 V Operation         2.0         V         Vox  |  |                     |                                       | 2.0   | 2.6      | mA   |   |
| Vuce Supply Current<br>S V/3 V OperationLoss asImage frequency3 V/5 V Operation1.01.8mADC to 1 MHz logic signal<br>frequency3 V/5 V Operation2.02.6mADC to 1 MHz logic signal<br>frequency5 V/3 V OperationLoss to4.66.5mAS MHz logic signal frequency3 V/5 V OperationLoss to2.63.8mAS MHz logic signal frequency3 V/5 V OperationLogic High Input ThresholdVii2.0VVii3 V/5 V OperationVii2.0VVVii3 V/5 V Operation1.6ViiViiViiVii3 V/5 V OperationVii2.0VVViii3 V/5 V OperationViii2.0VViiiiViiii3 V/5 V OperationViiii2.0VViiiiiViiiiii3 V/5 V OperationViiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii  |  |                     |                                       |       |          |      |   |
| Version         Supply Current         Ioon         Ioon         In         MA         Descend in the logic signal frequency           3 W/5 V Operation         2.0         2.6         mA         DC to 1 MHz logic signal frequency           10 Mbps (BRWZ Version Only)         Ioon         4.6         6.5         mA         S MHz logic signal frequency           3 W/5 V Operation         2.6         3.8         mA         S MHz logic signal frequency           3 W/5 V Operation         2.6         3.8         mA         S MHz logic signal frequency           3 W/5 V Operation         2.6         3.8         mA         S MHz logic signal frequency           3 W/5 V Operation         2.6         3.8         mA         S MHz logic signal frequency           All Models         Input Currents         Io, Ia, Ic, Io, Io, Io, Io, Io, Io, Io, Io, Io, Io  | 3 V/5 V Operation  |                     |                                       | 1.0   | 1.8      | mA   |   |
| $5$ V/3 V Operation1.01.8mADC to 1 MHz logic signal frequency<br>requency $3$ V/5 V Operation2.02.6mADC to 1 MHz logic signal<br>frequency $5$ V/3 V Operation10 Mbps (BRWZ Version Only)<br>Voic Supply CurrentLosinin4.66.5mA5 MHz logic signal frequency $3$ V/5 V Operation2.63.8mA5 MHz logic signal frequency3 MHz logic signal frequency $3$ V/5 V Operation2.63.8mA5 MHz logic signal frequency $3$ V/5 V Operation2.63.8mA5 MHz logic signal frequency $3$ V/5 V Operation1.6-10+0.01+10 $\mu$ A $0 \leq v_x v_x v_x v_y v_y v_y v_y v_y v_y v_y v_y v_y v_y$  | Vace Supply Current  |                     |                                       |       |          |      | nequency  |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $   |  | IDD2 (Q)            |                                       | 1.0   | 1 8      | mΔ   | DC to 1 MHz logic signal  |
| 3 W5 V Operation         2.0         2.6         mA         DC to 1 MHz logic signal frequency           10 Mbps (BRWZ Version Only)         loo 100         4.6         6.5         mA         SMEz logic signal frequency           5 W3 V Operation         2.6         3.8         mA         SMEz logic signal frequency           3 W5 V Operation         2.6         3.8         mA         SMEz logic signal frequency           3 W5 V Operation         2.6         3.8         mA         SMEz logic signal frequency           3 W5 V Operation         2.6         3.8         mA         SMEz logic signal frequency           All Models         Input Currents         Inv Hav Logic signal frequency         MA         OV S Va,  | 5 V/5 V Operation  |                     |                                       | 1.0   | 1.0      |      |   |
| 10 Mbps (BWZ Version Only)<br>Voor Supply Current         bor ma         4.6         6.5         mA         5 MHz logic signal frequency           3 V/S V Operation         2.6         3.8         mA         5 MHz logic signal frequency           3 V/S V Operation         2.6         3.8         mA         5 MHz logic signal frequency           3 V/S V Operation         2.6         3.8         mA         5 MHz logic signal frequency           3 V/S V Operation         4.6         6.5         mA         5 MHz logic signal frequency           All Models         -10         +0.01         +10         µA         0V ≤ V <sub>NPB</sub> , V <sub>C</sub> V <sub>D</sub> ≤ V <sub>DO</sub> or V <sub>O</sub> Logic High Input Threshold         V=         2.0         V         V         V           3 V/S V Operation         1.6         V         V         V         V           Logic High Output Voltages         Vow, Vow, Vow, Vow, Vow, Vow, Vow, Vow,   | 3 V/5 V Operation  |                     |                                       | 2.0   | 2.6      | mA   | DC to 1 MHz logic signal  |
| Vpp: Supply Current         lop:100         4.6         6.5         mA         5 MH2 logic signal frequency           3 V/3 V Operation         2.6         3.8         mA         5 MH2 logic signal frequency           3 V/3 V Operation         2.6         3.8         mA         5 MH2 logic signal frequency           3 V/3 V Operation         4.6         6.5         mA         5 MH2 logic signal frequency           All Models         Input Currents         Input Currents         1.6         5         mA         5 MH2 logic signal frequency           10         +0.01         +10         µA         0 V ≤ V_{ORLVV_VV_VV_VV_VV_VV_VV_VV_VV_VV_VV_VV_VV_  | 10 Mbps (BRWZ Version Only)  |                     |                                       |       |          |      | inequency   |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$   |  | DD1 (10)            |                                       |       |          |      |   |
| 3 V/5 V Operation<br>Voxo Supply Current         2.6         3.8         mA         5 MHz logic signal frequency           3 V/5 V Operation<br>3 V/5 V Operation         Ioo (ii)         2.6         3.8         mA         5 MHz logic signal frequency           All Models         Input Currents         Ioo, Ioo, Ioo, Ioo, Ioo, Ioo, Ioo, Ioo,  |  |                     |                                       | 4.6   | 6.5      | mA   | 5 MHz logic signal frequency  |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $   | -  |                     |                                       |       |          |      |   |
| S V/3 V Operation<br>3 V/5 V Operation<br>All Models         2.6         3.8         mA         5 MHz logic signal frequency<br>5 MHz logic signal frequency<br>MHz logic signal frequency<br>V = Va,   | •  | DD2 (10)            |                                       | 2.0   | 0.0      |      |   |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $   |  | .002(10)            |                                       | 2.6   | 3.8      | mA   | 5 MHz logic signal frequency  |
| All ModelsInput Currents $I_{a_k}$ Is,  | -  |                     |                                       |       |          |      |   |
| $ \begin{array}{ c c c c c } &  c_{\text{TRL}, 1}  c_{\text{TRL}, 2} \\  c_{\text{TRL}, 2}  c$ | •  |                     |                                       |       |          |      |   |
| $ \begin{array}{ c c c c } &  c_{TRL, k}  < CTRL, k < CTR$  | Input Currents   | IIA, IIB, IIC, IID, | -10                                   | +0.01 | +10      | μA   | $0 V \leq V_{IA}, V_{IB}, V_{IC}, V_{ID} \leq V_{DD1} \text{ or } V_{DD2},$ |
|   | ·  |                     |                                       |       |          |      | $0 V \le V_{CTRL1}, V_{CTRL2} \le V_{DD1} \text{ or } V_{DD2},$             |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$   |  | IDISABLE            |                                       |       |          |      | $0~V \leq V_{\text{DISABLE}} \leq V_{\text{DD1}}$                           |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $   |  | VIH                 |                                       |       |          |      |   |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $   | -  |                     | 2.0                                   |       |          | V    |   |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$   | •  |                     | 1.6                                   |       |          | V    |   |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $   |  | VIL                 |                                       |       |          |      |   |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $   | -  |                     |                                       |       |          |      |   |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$   | -  |                     |                                       |       | 0.4      |      |   |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$   | Logic High Output Voltages   |                     |                                       | ,     |          |      |   |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $   |  |                     | $(V_{DD1} \text{ or } V_{DD2}) - 0.4$ |       |          |      |   |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $  | Logic Low Output Voltages  |                     |                                       |       |          |      | -   |
| SWITCHING SPECIFICATIONS<br>ADUM141xARWZ<br>Minimum Pulse Width²<br>Maximum Data Rate³<br>Propagation Delay4<br>Propagation Delay4<br>Propagation Delay5<br>ADUM141xBRWZ<br>Propagation Delay Skew5<br>Channel-to-Channel Matching,<br>Propagation Delay4<br>PWD<br>trsk<br>Channel-to-Channel Matching,<br>Channel-to-Channel Matching,<br>Channel-to-Channel Matching,<br>tPHL, tPLHPW<br>PW<br>tPWD<br>tPWD<br>tPSK<br>tPWD<br>tPSK<br>tPSK<br>tPSK<br>tPSK<br>tPSK<br>Channel-to-Channel Matching,<br>tPHL, tPLHPW<br>PWD<br>tPSK<br>tPSK<br>tPSK<br>tPSK<br>   |  | VOCL, VODL          |                                       |       |          |      |   |
| ADuM141xARWZPW1000nsCL = 15 pF, CMOS signal levels<br>MbpsMinimum Pulse Width²PW1MbpsCL = 15 pF, CMOS signal levels<br>CL = 15 pF, CMOS signal levelsPropagation Delay4tPHL, tPLH2570100nsCL = 15 pF, CMOS signal levels<br>d0Pulse Width Distortion, [tPLH - tPHL]4PWD40nsCL = 15 pF, CMOS signal levels<br>for nsCL = 15 pF, CMOS signal levels<br>for nsPropagation Delay Skew5tPsK50nsCL = 15 pF, CMOS signal levels<br>for ns50nsCL = 15 pF, CMOS signal levels<br>for nsADuM141xBRWZPW10100nsCL = 15 pF, CMOS signal levels<br>for ns50nsCL = 15 pF, CMOS signal levels<br>for nsMinimum Pulse Width²PW10nsCL = 15 pF, CMOS signal levels<br>for ns100nsCL = 15 pF, CMOS signal levels<br>for nsPropagation Delay4tPHL, tPLH253560nsCL = 15 pF, CMOS signal levels<br>for nsPropagation Delay4tPHL, tPLH253560nsCL = 15 pF, CMOS signal levels<br>for Signal levelsPulse Width Distortion, [tPLH - tPHL]4PWD5nsCL = 15 pF, CMOS signal levelsPropagation Delay4tPHL, tPLH253560nsCL = 15 pF, CMOS signal levelsPulse Width Distortion, [tPLH - tPHL]4PWD5nsCL = 15 pF, CMOS signal levelsPropagation Delay5kew5tPsK30nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching,<  |  |                     |                                       | 0.2   | 0.4      | V    | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$                                   |
| Minimum Pulse Width2<br>Maximum Data Rate3PW11000ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$<br>MbpsPropagation Delay4<br>Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$<br>Propagation Delay Skew5<br>Channel-to-Channel Matching6trpik<br>t psk<br>t psk2570100ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$<br>d0ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$<br>for ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$<br>for ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$<br>for ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$<br>for ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$<br>for ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$<br>for ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$<br>for ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$<br>for ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$<br>for ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ ADuM141xBRWZ<br>Maximum Data Rate3<br>Propagation Delay4<br>Change vs. Temperature<br>Propagation Delay4<br>Change vs. Temperature<br>Propagation Delay4<br>Channel-to-Channel Matching,<br>Codirectional Channels6trpik<br>t tpsk253560ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Propagation Delay4<br>Channel-to-Channel Matching,<br>Codirectional Channels6tpsk<br>t pskcD5ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Propagation Delay5<br>Channel-to-Channel Matching,<br>Codirectional Channels6tpsk<br>t pskcD6ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$  |  |                     |                                       |       |          |      |   |
| Maximum Data Rate $^3$ 1Mbps $C_L = 15 \text{ pF}, CMOS \text{ signal levels}}Propagation Delay ^4tPHL, tPLH2570100nsC_L = 15 \text{ pF}, CMOS \text{ signal levels}}Pulse Width Distortion,  t_{PLH} - t_{PHL} ^4PWD40nsC_L = 15 \text{ pF}, CMOS \text{ signal levels}}Propagation Delay Skew5t_{PSK}50nsC_L = 15 \text{ pF}, CMOS \text{ signal levels}}Channel-to-Channel Matching ^6t_{PSKCD/OD}50nsC_L = 15 \text{ pF}, CMOS \text{ signal levels}}ADuM141xBRWZt_{PSKCD/OD}10nsC_L = 15 \text{ pF}, CMOS \text{ signal levels}}Minimum Pulse Width2PW10nsC_L = 15 \text{ pF}, CMOS \text{ signal levels}}Maximum Data Rate310nsC_L = 15 \text{ pF}, CMOS \text{ signal levels}}Propagation Delay4tPHL, tPLH253560nsPulse Width Distortion,  t_{PLH} - t_{PHL} ^4PWD5nsC_L = 15 \text{ pF}, CMOS \text{ signal levels}}Pulse Width Distortion,  t_{PLH} - t_{PHL} ^4PWD5nsC_L = 15 \text{ pF}, CMOS \text{ signal levels}Propagation Delay Skew5tepsk5nsC_L = 15 \text{ pF}, CMOS \text{ signal levels}Change vs. Temperature5nsC_L = 15 \text{ pF}, CMOS \text{ signal levels}Propagation Delay Skew5tepsk30nsC_L = 15 \text{ pF}, CMOS \text{ signal levels}Channel-to-Channel Matching,Codirectional Channels6tepskcD5nsC_L = 15 \text{ pF}, CMOS \text{ signal levels}Channel-to-Channel Matching,Codirect$  |  | 2.11                |                                       |       |          |      |   |
| Propagation Delay4 $t_{PHL}$ , $t_{PLH}$ 2570100ns $C_L = 15 \text{ pF}$ , CMOS signal levelsPulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$ PWD40ns $C_L = 15 \text{ pF}$ , CMOS signal levelsPropagation Delay Skew5 $t_{PSK}$ 50ns $C_L = 15 \text{ pF}$ , CMOS signal levelsChannel-to-Channel Matching6 $t_{PSK}$ 50ns $C_L = 15 \text{ pF}$ , CMOS signal levelsADuM141xBRWZ $t_{PSKCD/OD}$ 100ns $C_L = 15 \text{ pF}$ , CMOS signal levelsMinimum Pulse Width2PW100ns $C_L = 15 \text{ pF}$ , CMOS signal levelsMaximum Data Rate310ns $C_L = 15 \text{ pF}$ , CMOS signal levelsPulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$ 253560ns $C_L = 15 \text{ pF}$ , CMOS signal levelsPulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$ PWD5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsPropagation Delay4 $t_{PHL}$ , $t_{PLH}$ 253560ns $C_L = 15 \text{ pF}$ , CMOS signal levelsPulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$ PWD5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsChange vs. Temperature5 $ps/^{\circ}C$ $C_L = 15 \text{ pF}$ , CMOS signal levelsPropagation Delay Skew5 $t_{PSKCD}$ 5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsChannel-to-Channel Matching, $t_{PSKCD}$ $t_{PSKCD}$ 5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsChannel-to-Channel Matching, $t_{PSKCD}$ $t_{PSKCD}$ 6ns $C_L = 15 \text{ pF}$ , CMOS signal le   |  | PW                  |                                       |       | 1000     |      |   |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$<br>Propagation Delay SkewsPWD<br>$t_{PSK}$ 40ns $C_L = 15 \text{ pF, CMOS signal levels}$<br>ns $C_L = 15 \text{ pF, CMOS signal levels}$ Minimum Pulse Width2<br>Maximum Data Rate3<br>Propagation Delay4<br>Change vs. Temperature<br>Propagation Delay Skew5<br>Channel-to-Channel Matching,<br>Codirectional Channels6 $T_{PSKD}$ 253560ns $C_L = 15 \text{ pF, CMOS signal levels}$<br>ns $C_L = 15 \text{ pF, CMOS signal levels}$<br>ps/°C $C_L = 15 \text{ pF, CMOS signal levels}$<br>ns $C_L = 15 \text{ pF, CMOS signal levels}$ Channel-to-Channel Matching,<br>Codirectional Channels6 $T_{PSKD}$ 6ns $C_L = 15 \text{ pF, CMOS signal levels}$  |  |                     |                                       | 70    | 100      |      |   |
| Propagation Delay Skews $t_{PSK}$ $t_{PSK}$ $50$ ns $C_L = 15 \text{ pF, CMOS signal levels}$ ADuM141xBRWZ $t_{PSKCD/OD}$ $50$ ns $C_L = 15 \text{ pF, CMOS signal levels}$ Minimum Pulse Width2PW $10$ ns $C_L = 15 \text{ pF, CMOS signal levels}$ Maximum Data Rate3 $10$ ns $C_L = 15 \text{ pF, CMOS signal levels}$ Propagation Delay4 $t_{PHL}, t_{PLH}$ $25$ $35$ $60$ ns $C_L = 15 \text{ pF, CMOS signal levels}$ Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$ PWD $5$ ns $C_L = 15 \text{ pF, CMOS signal levels}$ Propagation Delay Skew5 $t_{PSK}$ $5$ $ns$ $C_L = 15 \text{ pF, CMOS signal levels}$ Propagation Delay Skew5 $t_{PSK}$ $5$ $ns$ $C_L = 15 \text{ pF, CMOS signal levels}$ Channel-to-Channel Matching,<br>Codirectional Channels6 $t_{PSKOD}$ $6$ ns $C_L = 15 \text{ pF, CMOS signal levels}$ Channel-to-Channel Matching,<br>Codirectional Channels6 $t_{PSKOD}$ $6$ ns $C_L = 15 \text{ pF, CMOS signal levels}$  |  | -                   | 25                                    | 70    |          |      |   |
| Channel-to-Channel Matching^6<br>ADuM141xBRWZtpskcD/OD50nsCL = 15 pF, CMOS signal levelsMinimum Pulse Width²<br>Maximum Data Rate³PW10nsCL = 15 pF, CMOS signal levelsMoximum Data Rate³10NsCL = 15 pF, CMOS signal levelsPropagation Delay4<br>Pulse Width Distortion,  tpLH - tpHL 4<br>Change vs. Temperature<br>Propagation Delay Skew5tpHL, tpLH<br>PWD253560nsCL = 15 pF, CMOS signal levelsPropagation Delay Skew5<br>Channel-to-Channel Matching,<br>Codirectional Channels6tpskcD5nsCL = 15 pF, CMOS signal levelsFrom Label Skew5<br>Channel-to-Channel Matching,<br>Codirectional Channels6tpskcDtpskcD5nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching,<br>Codirectional Channels6tpskcDtpskcD6nsCL = 15 pF, CMOS signal levels   |  |                     |                                       |       |          |      |   |
| ADuM141xBRWZ<br>Minimum Pulse Width2<br>Maximum Data Rate3PW10ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$<br>$C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Maximum Data Rate310 $Mbps$ $C_L = 15 \text{ pF}, \text{CMOS signal levels}$<br>$C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Propagation Delay4 $t_{PHL}, t_{PLH}$ 253560ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$ PWD5ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Change vs. Temperature5 $ps/^{\circ}C$ $C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Propagation Delay Skew5 $t_{PSK}$ 30ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Channel-to-Channel Matching,<br>Codirectional Channels6 $t_{PSKOD}$ $f_{PSKOD}$ $f_{PSKOD}$ $f_{PSKOD}$ Channel-to-Channel Matching,<br>Codirectional Channels $t_{PSKOD}$ $f_{PSKOD}$ $f_{PSKOD}$ $f_{PSKOD}$ $f_{PSKOD}$   |  |                     |                                       |       |          |      |   |
| Minimum Pulse Width2<br>Maximum Data Rate3PW10ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$<br>$C_L = 15 \text{ pF}, \text{CMOS signal levels}$<br>$C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Propagation Delay4 $t_{PHL}, t_{PLH}$ 253560ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$<br>$C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$ PWD5ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$<br>$C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Propagation Delay Skew5 $t_{PSK}$ 5ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$<br>$C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Channel-to-Channel Matching,<br>Codirectional Channels6 $t_{PSKOD}$ 5ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$<br>$C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Channel-to-Channel Matching,<br>Channel-to-Channel Matching, $t_{PSKOD}$ 6ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$   | _  | TPSKCD/OD           |                                       |       | 50       | ns   | $C_{L} = 15 \text{ pF}, CNIOS signal levels}$                               |
| Maximum Data Rate³10Mbps $C_L = 15 \text{ pF}$ , CMOS signal levelsPropagation Delay⁴ $t_{PHL}, t_{PLH}$ 253560ns $C_L = 15 \text{ pF}$ , CMOS signal levelsPulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$ PWD5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsChange vs. TemperaturePWD5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsPropagation Delay Skew⁵ $t_{PSK}$ 30ns $C_L = 15 \text{ pF}$ , CMOS signal levelsChannel-to-Channel Matching,<br>Codirectional Channels⁶ $t_{PSKOD}$ 5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsChannel-to-Channel Matching,<br>Channel-to-Channel Matching, $t_{PSKOD}$ 6ns $C_L = 15 \text{ pF}$ , CMOS signal levels  |  | DW                  |                                       |       | 100      |      |   |
| Propagation Delay4tPHL, tPLH253560nsCL = 15 pF, CMOS signal levelsPulse Width Distortion,  tPLH - tPHL 4PWD5nsCL = 15 pF, CMOS signal levelsChange vs. Temperature5ps/°CCL = 15 pF, CMOS signal levelsPropagation Delay Skew5tPsK30nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching,<br>Codirectional Channels6tPsKCD5nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching,<br>Codirectional Channels6tPsKOD5nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching,<br>Codirectional Channels6tPsKOD6nsCL = 15 pF, CMOS signal levels   |  | PW                  | 10                                    |       | 100      |      |   |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$ PWD5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsChange vs. Temperature5ps/°C $C_L = 15 \text{ pF}$ , CMOS signal levelsPropagation Delay Skew <sup>5</sup> $t_{PSK}$ 30ns $C_L = 15 \text{ pF}$ , CMOS signal levelsChannel-to-Channel Matching,<br>Codirectional Channels <sup>6</sup> $t_{PSKOD}$ 5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsChannel-to-Channel Matching,<br>Channel-to-Channel Matching, $t_{PSKOD}$ 6ns $C_L = 15 \text{ pF}$ , CMOS signal levels  |  |                     |                                       | 25    | <u> </u> |      |   |
| Change vs. Temperature5ps/°CCL = 15 pF, CMOS signal levelsPropagation Delay Skew5tPSK30nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching,<br>Codirectional Channels6tPSKCD5nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching,<br>Channel-to-Channel Matching,tPSKD6nsCL = 15 pF, CMOS signal levels   |  | -                   | 25                                    | 30    |          |      |   |
| Propagation Delay Skew5t<br>PSKt<br>PSK30nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching,<br>Codirectional Channels6t<br>PSKCD5nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching,<br>Channel-to-Channel Matching,t<br>PSKODt<br>PSKOD6nsCL = 15 pF, CMOS signal levels  |  | PVVD                |                                       | F     | Э        | -    |   |
| Channel-to-Channel Matching,<br>Codirectional Channels6tpskcD5nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching,tpskcD6nsCL = 15 pF, CMOS signal levels   | <b>U</b> .   |                     |                                       | 5     | 20       |      |   |
| Codirectional Channels6LessonGnsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, $t_{PSKOD}$ 6nsCL = 15 pF, CMOS signal levels  |  |                     |                                       |       |          |      |   |
|   | Codirectional Channels <sup>6</sup>  |                     |                                       |       |          |      |   |
|   | Channel-to-Channel Matching,<br>Opposing-Directional Channels <sup>6</sup> | t <sub>PSKOD</sub>  |                                       |       | 6        | ns   | $C_L = 15 \text{ pF}, \text{CMOS signal levels}$                            |

| Parameter   | Symbol                         | Min | Тур  | Max | Unit        | Test Conditions  |
|---|--------------------------------|-----|------|-----|-------------|--|
| All Models  |                                |     |      |     |             |  |
| Output Rise/Fall Time (10% to 90%)                                  | t <sub>R</sub> /t <sub>F</sub> |     |      |     |             | C <sub>L</sub> = 15 pF, CMOS signal levels   |
| 5 V/3 V Operation   |                                |     | 2.5  |     | ns          |  |
| 3 V/5 V Operation   |                                |     | 2.5  |     | ns          |  |
| Common-Mode Transient<br>Immunity at Logic High Output <sup>7</sup> | CM <sub>H</sub>                | 25  | 35   |     | kV/μs       | $V_{1x} = V_{DD1}$ or $V_{DD2}$ , $V_{CM} = 1000$ V, transient magnitude = $800$ V |
| Common-Mode Transient<br>Immunity at Logic Low Output <sup>7</sup>  | CML                            | 25  | 35   |     | kV/μs       | $V_{1x} = 0 V$ , $V_{CM} = 1000 V$ , transien magnitude = $800 V$                  |
| Refresh Rate  | fr                             |     |      |     |             |  |
| 5 V/3 V Operation   |                                |     | 1.2  |     | Mbps        |  |
| 3 V/5 V Operation   |                                |     | 1.1  |     | Mbps        |  |
| Input Enable Time <sup>8</sup>                                      | tenable                        |     | 2.0  |     | μs          | $V_{IA}, V_{IB}, V_{IC}, V_{ID} = 0 V \text{ or } V_{DD1}$                         |
| Input Disable Time <sup>8</sup>                                     | t <sub>DISABLE</sub>           |     | 5.0  |     | μs          | $V_{IA}$ , $V_{IB}$ , $V_{IC}$ , $V_{ID} = 0 V \text{ or } V_{DD1}$                |
| Input Dynamic Supply Current per<br>Channel <sup>9</sup>            | Iddi (d)                       |     |      |     |             |  |
| 5 V Operation   |                                |     | 0.12 |     | mA/         |  |
|   |                                |     |      |     | Mbps        |  |
| 3 V Operation   |                                |     | 0.07 |     | mA/<br>Mbps |  |
| Output Dynamic Supply Current per<br>Channel <sup>9</sup>           | Iddo (d)                       |     |      |     |             |  |
| 5 V Operation   |                                |     | 0.04 |     | mA/<br>Mbps |  |
| 3 V Operation   |                                |     | 0.02 |     | mA/<br>Mbps |  |

<sup>1</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1410/ADuM1411/ADuM1412 channel configurations.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is quaranteed.

<sup>4</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the rising edge of the V<sub>Ox</sub> signal.

<sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>7</sup> [CM<sub>H</sub>] is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. [CM<sub>L</sub>] is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.</p>

<sup>8</sup> Input enable time is the duration from when V<sub>DISABLE</sub> is set low until the output states are guaranteed to match the input states in the absence of any input data logic transitions. If an input data logic transition within a given channel does occur within this time interval, the output of that channel reaches the correct state within the much shorter duration as determined by the propagation delay specifications within this data sheet. Input disable time is the duration from when V<sub>DISABLE</sub> is set high until the output states are guaranteed to reach their programmed output levels, as determined by the CTRL<sub>2</sub> logic state (see Table 14).

<sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

#### **PACKAGE CHARACTERISTICS**

#### Table 4.

| Parameter                                  | Symbol           | Min | Тур              | Max | Unit | Test Conditions                                     |
|--|------------------|-----|------------------|-----|------|---|
| Resistance (Input-to-Output) <sup>1</sup>  | R <sub>I-O</sub> |     | 10 <sup>12</sup> |     | Ω    |   |
| Capacitance (Input-to-Output) <sup>1</sup> | CI-O             |     | 2.2              |     | pF   | f = 1 MHz   |
| Input Capacitance <sup>2</sup>             | Cı               |     | 4.0              |     | pF   |   |
| IC Junction-to-Case Thermal Resistance     |                  |     |                  |     |      |   |
| Side 1                                     | θ」               |     | 33               |     | °C/W | Thermocouple located at center of package underside |
| Side 2                                     | θιςο             |     | 28               |     | °C/W |   |

<sup>1</sup> The device is considered a 2-terminal device; Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

<sup>2</sup> Input capacitance is from any input data pin to ground.

#### **REGULATORY INFORMATION**

The ADuM141x have been approved by the organizations listed in Table 5. See Table 10 and the Insulation Lifetime section for recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

| Table 5. |  |
|----------|--|
|          |  |

| UL  | CSA  | VDE  |  |  |
|---|--|--|--|--|
| Recognized Under 1577 Component<br>Recognition Program <sup>1</sup> | Approved under CSA Component<br>Acceptance Notice #5A  | Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 <sup>2</sup> |  |  |
| Double/Reinforced Insulation,<br>2500 V rms Isolation Voltage       | Basic insulation per CSA 60950-1-03 and<br>IEC 60950-1, 800 V rms (1131 V peak)<br>maximum working voltage<br>Reinforced insulation per CSA 60950-1-03<br>and IEC 60950-1, 400 V rms (566 V peak)<br>maximum working voltage | Reinforced insulation, 560 V peak  |  |  |
| File E214100  | File 205078  | File 2471900-4880-0001   |  |  |

<sup>1</sup> In accordance with UL1577, each ADuM141x is proof tested by applying an insulation test voltage ≥3000 V rms for 1 sec (current leakage detection limit = 5 μA).
<sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM141x is proof tested by applying an insulation test voltage ≥1050 V peak for 1 second (partial discharge detection limit = 5 pC). The asterisk (\*) marked on the component designates DIN V VDE V 0884-10 approval.

#### INSULATION AND SAFETY-RELATED SPECIFICATIONS

#### Table 6.

| Parameter  | Symbol | Value | Unit   | Conditions   |
|--|--------|-------|--------|--|
| Rated Dielectric Insulation Voltage              |        | 2500  | V rms  | 1-minute duration  |
| Minimum External Air Gap (Clearance)             | L(I01) | 7.7   | mm min | Measured from input terminals to output terminals, shortest distance through air     |
| Minimum External Tracking (Creepage)             | L(I02) | 8.1   | mm min | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance)        |        | 0.017 | mm min | Insulation distance through insulation   |
| Tracking Resistance (Comparative Tracking Index) | CTI    | >175  | V      | DIN IEC 112/VDE 0303 Part 1  |
| Isolation Group                                  |        | Illa  |        | Material Group (DIN VDE 0110, 1/89, Table 1)   |

#### DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation within the safety limit data only. Maintenance of the safety data is ensured by protective circuits. The asterisk (\*) marked on packages denotes DIN V VDE V 0884-10 approval.

| Description   | Conditions   | Symbol          | Characteristic | Unit   |
|---|--|-----------------|----------------|--------|
| Installation Classification per DIN VDE 0110                |  |                 |                |        |
| For Rated Mains Voltage ≤ 150 V rms                         |  |                 | l to IV        |        |
| For Rated Mains Voltage ≤ 300 V rms                         |  |                 | l to III       |        |
| For Rated Mains Voltage ≤ 400 V rms                         |  |                 | l to ll        |        |
| Climatic Classification                                     |  |                 | 40/105/21      |        |
| Pollution Degree per DIN VDE 0110, Table 1                  |  |                 | 2              |        |
| Maximum Working Insulation Voltage                          |  | VIORM           | 560            | V peak |
| Input-to-Output Test Voltage, Method B1                     | $V_{IORM} \times 1.875 = V_{PR}$ , 100% production test, $t_m = 1$ sec, partial discharge < 5 pC | V <sub>PR</sub> | 1050           | V peak |
| Input-to-Output Test Voltage, Method A                      | $V_{IORM} \times 1.6 = V_{PR}$ , $t_m = 60$ sec, partial discharge < 5 pC                        | VPR             |                |        |
| After Environmental Tests Subgroup 1                        |  |                 | 896            | V peak |
| After Input and/or Safety Test Subgroup 2<br>and Subgroup 3 | $V_{IORM} \times 1.2 = V_{PR}$ , $t_m = 60$ sec, partial discharge < 5 pC                        |                 | 672            | V peak |
| Highest Allowable Overvoltage                               | Transient overvoltage, $t_{TR} = 10$ seconds   | VTR             | 4000           | V peak |
| Safety-Limiting Values                                      | Maximum value allowed in the event of a failure;<br>see Figure 4                                 |                 |                |        |
| Case Temperature  |  | Ts              | 150            | °C     |
| Side 1 Current  |  | Is1             | 265            | mA     |
| Side 2 Current  |  | I <sub>S2</sub> | 335            | mA     |
| Insulation Resistance at Ts                                 | $V_{IO} = 500 \text{ V}$   | Rs              | >109           | Ω      |




Figure 4. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per DIN V VDE V 0884-10

#### **RECOMMENDED OPERATING CONDITIONS**

| Parameter                        | Symbol             | Min | Max  | Unit |
|----------------------------------|--------------------|-----|------|------|
| Operating Temperature            | TA                 | -40 | +105 | °C   |
| Supply Voltages <sup>1</sup>     | $V_{DD1}, V_{DD2}$ | 2.7 | 5.5  | V    |
| Input Signal Rise and Fall Times |                    |     | 1.0  | ms   |

<sup>1</sup> All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted.

| Table 9.  |                                    |
|---|------------------------------------|
| Parameter   | Rating                             |
| Storage Temperature (T <sub>ST</sub> ) Range  | –65°C to +150°C                    |
| Ambient Operating Temperature<br>(T <sub>A</sub> ) Range  | –40°C to +105°C                    |
| Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>1</sup>   | –0.5 V to +7.0 V                   |
| Input Voltages (V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub> , V <sub>ID</sub> , V <sub>CTRL1</sub> ,<br>V <sub>CTRL2</sub> , V <sub>DISABLE</sub> ) <sup>1, 2</sup> | -0.5 V to V <sub>DDI</sub> + 0.5 V |
| Output Voltages ( $V_{OA}$ , $V_{OB}$ , $V_{OC}$ , $V_{OD}$ ) <sup>1, 2</sup>   | -0.5 V to V <sub>DDO</sub> + 0.5 V |
| Average Output Current per Pin <sup>3</sup>   |                                    |
| Side 1 (Io1)  | –18 mA to +18 mA                   |
| Side 2 (I <sub>O2</sub> )   | –22 mA to +22 mA                   |
| Common-Mode Transients <sup>4</sup>   | –100 kV/µs to +100 kV/µs           |

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> V<sub>DDI</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.

<sup>3</sup> See Figure 4 for maximum rated current values for various temperatures.

<sup>4</sup> Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

#### Table 10. Maximum Continuous Working Voltage<sup>1</sup>

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**




**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

| Tuble 10. Huximum Continuous (Conting Contage |      |        |  |  |  |  |
|---|------|--------|--|--|--|--|
| Parameter                                     | Max  | Unit   | Constraint   |  |  |  |
| AC Voltage, Bipolar Waveform                  | 565  | V peak | 50-year minimum lifetime   |  |  |  |
| AC Voltage, Unipolar Waveform                 |      |        |  |  |  |  |
| Basic Insulation                              | 1131 | V peak | Maximum approved working voltage per IEC 60950-1                   |  |  |  |
| Reinforced Insulation                         | 560  | V peak | Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10 |  |  |  |
| DC Voltage                                    |      |        |  |  |  |  |
| Basic Insulation                              | 1131 | V peak | Maximum approved working voltage per IEC 60950-1                   |  |  |  |
| Reinforced Insulation                         | 560  | V peak | Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10 |  |  |  |
|   |      |        |  |  |  |  |

<sup>1</sup> Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.


### **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**




\*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO GND1 IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO GND2 IS RECOMMENDED.

Figure 5. ADuM1410 Pin Configuration

| Pin No. | Mnemonic          | Description   |
|---------|-------------------|---|
| 1       | V <sub>DD1</sub>  | Supply Voltage for Isolator Side 1 (2.7 V to 5.5 V).  |
| 2       | GND1              | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to GND1 is recommended.   |
| 3       | VIA               | Logic Input A.  |
| 4       | VIB               | Logic Input B.  |
| 5       | V <sub>IC</sub>   | Logic Input C.  |
| 6       | VID               | Logic Input D.  |
| 7       | DISABLE           | Input Disable. Disables the isolator inputs and halts the dc refresh circuits. Outputs take on the logic state determined by CTRL <sub>2</sub> .  |
| 8       | GND1              | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to GND1 is recommended.   |
| 9       | GND <sub>2</sub>  | Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to GND <sub>2</sub> is recommended.  |
| 10      | CTRL <sub>2</sub> | Default Output Control. Controls the logic state the outputs assume when the input power is off. V <sub>OA</sub> , V <sub>OB</sub> , V <sub>OC</sub> , and V <sub>OD</sub> outputs are high when CTRL <sub>2</sub> is high or disconnected and V <sub>DD1</sub> is off. V <sub>OA</sub> , V <sub>OB</sub> , V <sub>OC</sub> , and V <sub>OD</sub> outputs are low when CTRL <sub>2</sub> is low and V <sub>DD1</sub> is off. When V <sub>DD1</sub> power is on, this pin has no effect. |
| 11      | Vod               | Logic Output D.   |
| 12      | Voc               | Logic Output C.   |
| 13      | Vob               | Logic Output B.   |
| 14      | VOA               | Logic Output A.   |
| 15      | GND <sub>2</sub>  | Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to GND <sub>2</sub> is recommended.  |
| 16      | V <sub>DD2</sub>  | Supply Voltage for Isolator Side 2 (2.7 V to 5.5 V).  |





| Table 12. | ADuM1411 | Pin | Function | Descriptions |
|-----------|----------|-----|----------|--------------|
|-----------|----------|-----|----------|--------------|

| Pin No. | Mnemonic          | Description  |
|---------|-------------------|--|
| 1       | V <sub>DD1</sub>  | Supply Voltage for Isolator Side 1 (2.7 V to 5.5 V).   |
| 2       | GND <sub>1</sub>  | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to $GND_1$ is recommended.   |
| 3       | VIA               | Logic Input A.   |
| 4       | V <sub>IB</sub>   | Logic Input B.   |
| 5       | VIC               | Logic Input C.   |
| 6       | V <sub>OD</sub>   | Logic Output D.  |
| 7       | CTRL <sub>1</sub> | Default Output Control. Controls the logic state the outputs assume when the input power is off. $V_{OD}$ output is high when CTRL <sub>1</sub> is high or disconnected and $V_{DD2}$ is off. $V_{OD}$ output is low when CTRL <sub>1</sub> is low and $V_{DD2}$ is off. When $V_{DD2}$ power is on, this pin has no effect.   |
| 8       | GND1              | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to $GND_1$ is recommended.   |
| 9       | GND <sub>2</sub>  | Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to $GND_2$ is recommended.  |
| 10      | CTRL <sub>2</sub> | Default Output Control. Controls the logic state the outputs assume when the input power is off. $V_{OA}$ , $V_{OB}$ , and $V_{OC}$ outputs are high when CTRL <sub>2</sub> is high or disconnected and $V_{DD1}$ is off. $V_{OA}$ , $V_{OB}$ , and $V_{OC}$ outputs are low when CTRL <sub>2</sub> is low and $V_{DD1}$ is off. When $V_{DD1}$ power is on, this pin has no effect. |
| 11      | VID               | Logic Input D.   |
| 12      | Voc               | Logic Output C.  |
| 13      | Vob               | Logic Output B.  |
| 14      | Voa               | Logic Output A.  |
| 15      | GND <sub>2</sub>  | Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to $GND_2$ is recommended.  |
| 16      | V <sub>DD2</sub>  | Supply Voltage for Isolator Side 2 (2.7 V to 5.5 V).   |




Figure 7. ADuM1412 Pin Configuration

| Table 13. | ADuM1412 | <b>Pin Function</b> | Descriptions |
|-----------|----------|---------------------|--------------|
|-----------|----------|---------------------|--------------|


| Pin No. | Mnemonic          | Description  |
|---------|-------------------|--|
| 1       | V <sub>DD1</sub>  | Supply Voltage for Isolator Side 1 (2.7 V to 5.5 V).   |
| 2       | GND <sub>1</sub>  | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to $GND_1$ is recommended.   |
| 3       | VIA               | Logic Input A.   |
| 4       | VIB               | Logic Input B.   |
| 5       | Voc               | Logic Output C.  |
| 6       | V <sub>OD</sub>   | Logic Output D.  |
| 7       | CTRL <sub>1</sub> | Default Output Control. Controls the logic state the outputs assume when the input power is off. $V_{OC}$ and $V_{OD}$ outputs are high when CTRL <sub>1</sub> is high or disconnected and $V_{DD2}$ is off. $V_{OC}$ and $V_{OD}$ outputs are low when CTRL <sub>1</sub> is low and $V_{DD2}$ is off. When $V_{DD2}$ power is on, this pin has no effect. |
| 8       | GND1              | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to $GND_1$ is recommended.   |
| 9       | GND <sub>2</sub>  | Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to GND <sub>2</sub> is recommended.   |
| 10      | CTRL <sub>2</sub> | Default Output Control. Controls the logic state the outputs assume when the input power is off. $V_{OA}$ and $V_{OB}$ outputs are high when CTRL <sub>2</sub> is high or disconnected and $V_{DD1}$ is off. $V_{OA}$ and $V_{OB}$ outputs are low when CTRL <sub>2</sub> is low and $V_{DD1}$ is off. When $V_{DD1}$ power is on, this pin has no effect. |
| 11      | VID               | Logic Input D.   |
| 12      | VIC               | Logic Input C.   |
| 13      | Vob               | Logic Output B.  |
| 14      | Voa               | Logic Output A.  |
| 15      | GND <sub>2</sub>  | Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to GND <sub>2</sub> is recommended.   |
| 16      | V <sub>DD2</sub>  | Supply Voltage for Isolator Side 2 (2.7 V to 5.5 V).   |


| V <sub>ix</sub><br>Input <sup>1</sup> | CTRL <sub>x</sub><br>Input <sup>2</sup> | V <sub>DISABLE</sub><br>State <sup>3</sup> | V <sub>DDI</sub><br>State <sup>4</sup> | V <sub>DDO</sub><br>State⁵ | Vox<br>Output <sup>1</sup> | Description   |
|---------------------------------------|---|--|--|----------------------------|----------------------------|---|
| Н                                     | Х                                       | L or NC                                    | Powered                                | Powered                    | Н                          | Normal operation, data is high.   |
| L                                     | Х                                       | L or NC                                    | Powered                                | Powered                    | L                          | Normal operation, data is low.  |
| Х                                     | H or NC                                 | Н  | Х                                      | Powered                    | Н                          | Inputs disabled. Outputs are in the default state as determined by CTRLx.   |
| Х                                     | L                                       | Н  | х                                      | Powered                    | L                          | Inputs disabled. Outputs are in the default state as determined by $CTRL_{X}$ .   |
| Х                                     | H or NC                                 | x  | Unpowered                              | Powered                    | Н                          | Input unpowered. Outputs are in the default state as determined<br>by CTRL <sub>x</sub> .<br>Outputs return to input state within 1 $\mu$ s of V <sub>DDI</sub> power restoration.<br>See the pin function descriptions (Table 11, Table 12, and Table 13)<br>for more details. |
| Х                                     | L                                       | х  | Unpowered                              | Powered                    | L                          | Input unpowered. Outputs are in the default state as determined<br>by CTRL <sub>x</sub> .<br>Outputs return to input state within 1 $\mu$ s of V <sub>DDI</sub> power restoration.<br>See the pin function descriptions (Table 11, Table 12, and Table 13)<br>for more details. |
| Х                                     | х                                       | х  | Powered                                | Unpowered                  | Z                          | Output unpowered. Output pins are in high impedance state.<br>Outputs return to input state within 1 $\mu$ s of V <sub>DDO</sub> power restoration.<br>See the pin function descriptions (Table 11, Table 12, and Table 13)<br>for more details.                                |

#### Table 14. Truth Table (Positive Logic)

 $^1$  V<sub>Ix</sub> and V<sub>Ox</sub> refer to the input and output signals of a given channel (A, B, C, or D).  $^2$  CTRL<sub>x</sub> refers to the default output control signal on the input side of a given channel (A, B, C, or D).  $^3$  Available only on ADuM1410.  $^4$  V<sub>DOI</sub> refers to the power supply on the input side of a given channel (A, B, C, or D).  $^5$  V<sub>DDO</sub> refers to the power supply on the output side of a given channel (A, B, C, or D).

### **TYPICAL PERFORMANCE CHARACTERISTICS**








Figure 9. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 10. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)




Figure 11. Typical ADuM1410 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation








Figure 12. Typical ADuM1410 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation









### APPLICATIONS INFORMATION PC BOARD LAYOUT

The ADuM141x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 16). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for V<sub>DD1</sub>, and between Pin 15 and Pin 16 for V<sub>DD2</sub>. The capacitor value should be between 0.01  $\mu$ F and 0.1  $\mu$ F. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 should also be considered unless both ground pins on each package are connected together close to the package.





Figure 16. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, it is important to minimize board coupling across the isolation barrier. Furthermore, users should design the board layout so that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.

#### **PROPAGATION DELAY-RELATED PARAMETERS**

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input-tooutput propagation delay time for a high-to-low transition may differ from the propagation delay time of a low-to-high transition.



Pulse width distortion is the maximum difference between these two propagation delay values and an indication of how accurately the timing of the input signal is preserved. Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM141x component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM141x components operating under the same conditions.

#### DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder using the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than ~1  $\mu$ s, a periodic set of refresh pulses indicative of the correct input state is sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than approximately 5  $\mu$ s, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 14) by the watchdog timer circuit.

The magnetic field immunity of the ADuM141x is determined by the changing magnetic field, which induces a voltage in the transformer's receiving coil large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM141x is examined because it represents the most susceptible mode of operation.


The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta / dt) \Sigma \pi r_n^2; n = 1, 2, \dots, N$$

where:


 $\beta$  is magnetic flux density (gauss).  $r_n$  is the radius of the n<sup>th</sup> turn in the receiving coil (cm). *N* is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM141x and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field at a given frequency can be calculated. The result is shown in Figure 18.



For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurred during a transmitted pulse (and had the worst-case polarity), it would reduce the received pulse from >1.0 V to 0.75 V, still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM141x transformers. Figure 19 shows these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM141x is extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example noted previously, a 0.5 kA current would have to be placed 5 mm away from the ADuM141x to affect the operation of the component.



Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces can induce error voltages sufficiently large enough to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

#### **POWER CONSUMPTION**

The supply current at a given channel of the ADuM141x isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

| $I_{DDI} = I_{DDI(Q)}$                                | $f \le 0.5 f_r$ |
|---|-----------------|
| $I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$ | $f > 0.5 f_r$   |

For each output channel, the supply current is given by

$$\begin{split} I_{DDO} &= I_{DDO (Q)} & f \leq 0.5 \ f_r \\ I_{DDO} &= (I_{DDO (D)} + (0.5 \times 10^{-3}) \times C_L \times V_{DDO}) \times (2f - f_r) + I_{DDO (Q)} \\ f > 0.5 \ f_r \end{split}$$

where:

*I*<sub>DDI (D)</sub>, *I*<sub>DDO (D)</sub> are the input and output dynamic supply currents per channel (mA/Mbps).

 $C_L$  is the output load capacitance (pF).

 $V_{DDO}$  is the output supply voltage (V).

*f* is the input logic signal frequency (MHz); it is half the input data rate, expressed in units of Mbps.

 $f_r$  is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$ ,  $I_{DDO(Q)}$  are the specified input and output quiescent supply currents (mA).

To calculate the total  $V_{DD1}$  and  $V_{DD2}$  supply current, the supply currents for each input and output channel corresponding to  $V_{DD1}$  and  $V_{DD2}$  are calculated and totaled. Figure 8 and Figure 9 show per-channel supply currents as a function of data rate for an unloaded output condition. Figure 10 shows the per-channel supply current as a function of data rate for a 15 pF output condition. Figure 11 through Figure 15 show the total  $V_{DD1}$  and  $V_{DD2}$  supply current as a function of data rate for ADuM1410/ADuM1411/ADuM1412 channel configurations.

#### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM141x.


Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 10 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the

approved working voltage is higher than 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.


The insulation lifetime of the ADuM141x depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 20, Figure 21, and Figure 22 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 10 can be applied while maintaining the 50-year minimum lifetime provided the voltage conforms to either the unipolar ac or dc voltage case. Any crossinsulation voltage waveform that does not conform to Figure 21 or Figure 22 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 10. Note that the voltage presented in Figure 21 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.



### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MS-013-AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

032707-B

Figure 23. 16-Lead Standard Small Outline Package [SOIC\_W] Wide Body (RW-16) Dimensions shown in millimeters and (inches)

#### **ORDERING GUIDE**

| Model                        | Number<br>of Inputs,<br>V <sub>DD1</sub> Side | Number<br>of Inputs,<br>V <sub>DD2</sub> Side | Maximum<br>Data Rate | Maximum<br>Propagation<br>Delay, 5 V | Maximum<br>Pulse Width<br>Distortion | Temperature<br>Range | Package Description      | Package<br>Option |
|------------------------------|---|---|----------------------|--------------------------------------|--------------------------------------|----------------------|--------------------------|-------------------|
| ADuM1410ARWZ <sup>1</sup>    | 4   | 0   | 1 Mbps               | 100 ns                               | 40 ns                                | -40°C to +105°C      | 16-Lead SOIC_W           | RW-16             |
| ADuM1410ARWZ-RL <sup>1</sup> | 4   | 0   | 1 Mbps               | 100 ns                               | 40 ns                                | –40°C to +105°C      | 16-Lead SOIC_W, 13" Reel | RW-16             |
| ADuM1410BRWZ <sup>1</sup>    | 4   | 0   | 10 Mbps              | 50 ns                                | 5 ns                                 | -40°C to +105°C      | 16-Lead SOIC_W           | RW-16             |
| ADuM1410BRWZ-RL <sup>1</sup> | 4   | 0   | 10 Mbps              | 50 ns                                | 5 ns                                 | –40°C to +105°C      | 16-Lead SOIC_W, 13" Reel | RW-16             |
| ADuM1411ARWZ <sup>1</sup>    | 3   | 1   | 1 Mbps               | 100 ns                               | 40 ns                                | -40°C to +105°C      | 16-Lead SOIC_W           | RW-16             |
| ADuM1411ARWZ-RL <sup>1</sup> | 3   | 1   | 1 Mbps               | 100 ns                               | 40 ns                                | –40°C to +105°C      | 16-Lead SOIC_W, 13" Reel | RW-16             |
| ADuM1411BRWZ <sup>1</sup>    | 3   | 1   | 10 Mbps              | 50 ns                                | 5 ns                                 | -40°C to +105°C      | 16-Lead SOIC_W           | RW-16             |
| ADuM1411BRWZ-RL <sup>1</sup> | 3   | 1   | 10 Mbps              | 50 ns                                | 5 ns                                 | -40°C to +105°C      | 16-Lead SOIC_W, 13" Reel | RW-16             |
| ADuM1412ARWZ <sup>1</sup>    | 2   | 2   | 1 Mbps               | 100 ns                               | 40 ns                                | -40°C to +105°C      | 16-Lead SOIC_W           | RW-16             |
| ADuM1412ARWZ-RL <sup>1</sup> | 2   | 2   | 1 Mbps               | 100 ns                               | 40 ns                                | –40°C to +105°C      | 16-Lead SOIC_W, 13" Reel | RW-16             |
| ADuM1412BRWZ <sup>1</sup>    | 2   | 2   | 10 Mbps              | 50 ns                                | 5 ns                                 | -40°C to +105°C      | 16-Lead SOIC_W           | RW-16             |
| ADuM1412BRWZ-RL <sup>1</sup> | 2   | 2   | 10 Mbps              | 50 ns                                | 5 ns                                 | -40°C to +105°C      | 16-Lead SOIC_W, 13" Reel | RW-16             |

<sup>1</sup> Z = RoHS Compliant Part.

NOTES

# NOTES

