## ANALOG DEVICES

 Ultralow Noise VGAs with Preamplifier and Programmable RiwAD8331／AD8332／AD8334

## FEATURES

Ultralow noise preamplifier
Voltage noise $=0.74 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$
Current noise $=2.5 \mathrm{pA} / \sqrt{ } \mathrm{Hz}$
3 dB bandwidth
AD8331： 120 MHz
AD8332，AD8334： 100 MHz

## Low power

AD8331： $125 \mathrm{~mW} /$ channel
AD8332，AD8334： $145 \mathrm{~mW} /$ channel
Wide gain range with programmable postamp
-4.5 dB to +43.5 dB
+7.5 dB to +55.5 dB
Low output－referred noise： $\mathbf{4 8} \mathbf{n V} / \sqrt{ } \mathrm{Hz}$ typical
Active input impedance matching
Optimized for 10－bit／12－bit ADCs
Selectable output clamping level
Single 5 V supply operation
AD8332 and AD8334 available in lead frame chip scale package

## APPLICATIONS

Ultrasound and sonar time－gain controls
High performance AGC systems
I／Q signal processing
High speed，dual ADC drivers

## GENERAL DESCRIPTION

The AD8331／AD8332／AD8334 are single－，dual－，and quad－ channel ultralow noise，linear－in－dB，variable gain amplifiers （VGAs）．Optimized for ultrasound systems，they are usable as a low noise variable gain element at frequencies up to 120 MHz ．

Included in each channel are an ultralow noise preamplifier （LNA），an X－AMP ${ }^{\ominus}$ VGA with 48 dB of gain range，and a selectable gain postamplifier with adjustable output limiting． The LNA gain is 19 dB with a single－ended input and differential outputs．Using a single resistor，the LNA input impedance can be adjusted to match a signal source without compromising noise performance．

The 48 dB gain range of the VGA makes these devices suitable for a variety of applications．Excellent bandwidth uniformity is maintained across the entire range．The gain control interface provides precise linear－in－ dB scaling of $50 \mathrm{~dB} / \mathrm{V}$ for control voltages between 40 mV and 1 V ．Factory trim ensures excellent part－to－part and channel－to－channel gain matching．

## AD8331/AD8332/AD8334

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
General Description ..... 1
Functional Block Diagram ..... 1
Revision History ..... 3
Specifications .....  4
Absolute Maximum Ratings ..... 7
ESD Caution ..... 7
Pin Configurations and Function Descriptions .....  8
Typical Performance Characteristics ..... 12
Test Circuits. ..... 20
Measurement Considerations ..... 20
Theory of Operation ..... 24
Overview ..... 24
Low Noise Amplifier (LNA) ..... 25
Variable Gain Amplifier ..... 27
Postamplifier ..... 28
Applications ..... 30
LNA-External Components. ..... 30
Driving ADCs ..... 32
Overload ..... 32
Optional Input Overload Protection ..... 33
Layout, Grounding, and Bypassing ..... 33
Multiple Input Matching ..... 33
Disabling the LNA. ..... 33
Ultrasound TGC Application ..... 34
High Density Quad Layout ..... 34
Outline Dimensions ..... 39
Ordering Guide ..... 40

## AD8331/AD8332/AD8334

## REVISION HISTORY

4/06-Rev. D to Rev. EAdded AD8334Universal
Changes to Figure 1 and Figure 2 .....  1
Changes to Table 1 .....  .4
Changes to Table 2 .....  .7
Changes to Figure 7 through Figure 9 and Figure 12 ..... 12
Changes to Figure 13, Figure 14, Figure 16, and Figure 18 ..... 13
Changes to Figure 23 and Figure 24 ..... 14
Changes to Figure 25 through Figure 27 ..... 15
Changes to Figure 31 and Figure 33 through Figure 36 ..... 16
Changes to Figure 37 through Figure 42 ..... 17
Changes to Figure 43, Figure 44, and Figure 48 ..... 18
Changes to Figure 49, Figure 50, and Figure 54 ..... 19
Inserted Figure 56 and Figure 57 ..... 20
Inserted Figure 58, Figure 59, and Figure 61 ..... 21
Changes to Figure 60 ..... 21
Inserted Figure 63 and Figure 65 ..... 22
Changes to Figure 64 ..... 22
Moved Measurement Considerations Section ..... 20
Inserted Figure 67 and Figure 68 ..... 23
Inserted Figure 70 and Figure 71 ..... 24
Change to Figure 72 ..... 24
Changes to Figure 73 and Low Noise Amplifier Section ..... 25
Changes to Postamplifier Section ..... 28
Changes to Figure 80 ..... 29
Changes to LNA-External Components Section ..... 30
Changes to Logic Inputs-ENB, MODE, and HILO Section ..... 31
Changes to Output Decoupling and Overload Sections ..... 32
Changes to Layout, Grounding, and Bypassing Section ..... 33
Changes to Ultrasound TGC Application Section. ..... 34
Added High Density Quad Layout Section ..... 34
Inserted Figure 94 ..... 38
Updated Outline Dimensions ..... 39
Changes to Ordering Guide ..... 40
3/06-Rev. C to Rev. D
Updated Format ..... Universal
Changes to Features and General Description .....  1
Changes to Table 1 ..... 3
Changes to Table 2 .....  6
Changes to Ordering Guide ..... 34
11/03-Rev. B to Rev. C
Addition of New Part. ..... Universal
Changes to Figures ..... Universal
Updated Outline Dimensions ..... 32
5/03-Rev. A to Rev. B
Edits to Ordering Guide ..... 32
Edits to Ultrasound TGC Application Section ..... 25
Added Figure 71, Figure 72, and Figure 73 ..... 26
Updated Outline Dimensions ..... 31
2/03—Rev. 0 to Rev. A
Edits to Ordering Guide ..... 32

## AD8331/AD8332/AD8334

## SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\mathrm{IN}}=50 \Omega, \mathrm{R}_{\mathrm{FB}}=280 \Omega, \mathrm{C}_{\mathrm{SH}}=22 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz}, \mathrm{R}_{\mathrm{CLMP}}=\infty, \mathrm{C}_{\mathrm{L}}=1 \mathrm{pF}, \mathrm{VCM}$ pin floating, -4.5 dB to +43.5 dB gain ( $\mathrm{HILO}=\mathrm{LO}$ ), and differential output voltage, unless otherwise specified.
Table 1.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LNA CHARACTERISTICS |  |  |  |  |  |
| Gain | Single-ended input to differential output |  | 19 |  | dB |
|  | Input to output (single ended) |  | 13 |  | dB |
| Input Voltage Range | AC-coupled |  | $\pm 275$ |  | mV |
| Input Resistance | $\mathrm{R}_{\text {Fb }}=280 \Omega$ |  | 50 |  | $\Omega$ |
|  | $\mathrm{R}_{\text {Fb }}=412 \Omega$ |  | 75 |  | $\Omega$ |
|  | $\mathrm{R}_{\text {FB }}=562 \Omega$ |  | 100 |  | $\Omega$ |
|  | $\mathrm{R}_{\text {FB }}=1.13 \mathrm{k} \Omega$ |  | 200 |  | $\Omega$ |
|  | $\mathrm{R}_{\text {FB }}=\infty$ |  | 6 |  | $k \Omega$ |
| Input Capacitance |  |  | 13 |  | pF |
| Output Impedance | Single-ended, either output |  | 5 |  | $\Omega$ |
| -3 dB Small Signal Bandwidth | $\mathrm{V}_{\text {OUT }}=0.2 \mathrm{Vp}$-p |  | 130 |  | MHz |
| Slew Rate |  |  | 650 |  | V/ $/ \mathrm{s}$ |
| Input Voltage Noise | $\begin{aligned} & R_{S}=0 \Omega, H I \text { or LO gain, } R_{F B}=\infty, f=5 \mathrm{MHz} \\ & R_{F B}=\infty, H I \text { or LO gain, } f=5 \mathrm{MHz} \end{aligned}$ |  | 0.74 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Input Current Noise |  |  | 2.5 |  | $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| Noise Figure | $\mathrm{f}=10 \mathrm{MHz}$, LOP output |  |  |  |  |
| Active Termination Match | $\mathrm{R}_{\text {S }}=\mathrm{R}_{\text {IN }}=50 \Omega$ |  | 3.7 |  | dB |
| Unterminated | $V_{\text {OUT }}=0.5 \mathrm{~V}$ p-p, single-ended, $\mathrm{f}=10 \mathrm{MHz}$ |  | 2.5 |  | dB |
| Harmonic Distortion @ LOP1 or LOP2 |  |  |  |  |  |
| HD2 |  |  | -56 |  | dBc |
| HD3 |  |  | -70 |  | dBc |
| Output Short-Circuit Current | Pin LON, Pin LOP |  | 165 |  | mA |
| LNA + VGA CHARACTERISTICS |  |  |  |  |  |
| -3 dB Small Signal Bandwidth | $V_{\text {Out }}=0.2 \mathrm{Vp-p}$ |  |  |  |  |
| AD8331 |  |  | 120 |  | MHz |
| AD8332, AD8334 |  |  | 100 |  | MHz |
| -3 dB Large Signal Bandwidth | $\mathrm{V}_{\text {out }}=2 \mathrm{~V}$ p-p |  |  |  |  |
| AD8331 |  |  | 110 |  | MHz |
| AD8332, AD8334 |  |  | 90 |  | MHz |
| Slew Rate |  |  |  |  |  |
| AD8331 | LO gain |  | 300 |  | $\mathrm{V} / \mu \mathrm{s}$ |
|  | HI gain |  | 1200 |  | V/us |
| AD8332, AD8334 | LO gain |  | 275 |  | $\mathrm{V} / \mu \mathrm{s}$ |
|  | HI gain |  | 1100 |  | V/ $/ \mathrm{s}$ |
| Input Voltage Noise | Rs $=0 \Omega, \mathrm{HI}$ or LO gain, $\mathrm{R}_{\text {FB }}=\infty, \mathrm{f}=5 \mathrm{MHz}$ |  | 0.82 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Noise Figure | $\mathrm{V}_{\text {GAIN }}=1.0 \mathrm{~V}$ |  |  |  |  |
| Active Termination Match | $\mathrm{R}_{S}=\mathrm{R}_{\text {IN }}=50 \Omega, \mathrm{f}=10 \mathrm{MHz}$, measured |  | 4.15 |  | dB |
|  | $R_{s}=R_{\text {IN }}=200 \Omega, f=5 \mathrm{MHz}$, simulated |  | 2.0 |  | dB |
| Unterminated | $R_{S}=50 \Omega, R_{F B}=\infty, f=10 \mathrm{MHz}$, measured <br> $R_{S}=200 \Omega, R_{F B}=\infty, f=5 \mathrm{MHz}$, simulated |  | 2.5 |  | dB |
|  |  |  | 1.0 |  | dB |
| Output-Referred Noise |  |  |  |  |  |
| AD8331 | $\mathrm{V}_{\text {GAIN }}=0.5 \mathrm{~V}$, LO gain |  | 48 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  | $\mathrm{V}_{\text {GAIN }}=0.5 \mathrm{~V}, \mathrm{HI}$ gain |  | 178 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| AD8332, AD8334 | $\mathrm{V}_{\text {GAIN }}=0.5 \mathrm{~V}$, LO gain |  | 40 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  | $\mathrm{V}_{\text {GAIN }}=0.5 \mathrm{~V}, \mathrm{HI}$ gain |  | 150 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Output Impedance, Postamplifier | DC to 1 MHz |  | 1 |  | $\Omega$ |


| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Signal Range, Postamplifier Differential | $\mathrm{R}_{\mathrm{L}} \geq 500 \Omega$, unclamped, either pin |  | $\mathrm{V}_{\text {CM }} \pm 1.125$ |  | $\begin{aligned} & \text { V } \\ & \text { Vp-p } \end{aligned}$ |
| Output Offset Voltage | $\mathrm{V}_{\text {GAIN }}=0.5 \mathrm{~V}$ |  |  |  |  |
| AD8331 | Differential | -50 | $\pm 5$ | +50 | mV |
|  | Common mode | -125 | -25 | +100 | mV |
| AD8332, AD8334 | Differential | -20 | $\pm 5$ | +20 | mV |
|  | Common mode | -125 | -25 | +100 | mV |
| Output Short-Circuit Current |  | 45 |  |  | mA |
| Harmonic Distortion | $\mathrm{V}_{\text {GAIN }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {out }}=1 \mathrm{~V}$ p-p, HI gain |  |  |  |  |
| AD8331 |  |  |  |  |  |
| HD2 | $\mathrm{f}=1 \mathrm{MHz}$ | -88 |  |  | dBc |
| HD3 |  | -85 |  |  | dBc |
| HD2 | $\mathrm{f}=10 \mathrm{MHz}$ | -68 |  |  | dBc |
| HD3 |  | -65 |  |  | dBc |
| AD8332, AD8334 |  |  |  |  |  |
| HD2 | $\mathrm{f}=1 \mathrm{MHz}$ | -82 |  |  | dBc |
| HD3 |  | -85 |  |  | dBc |
| HD2 | $\mathrm{f}=10 \mathrm{MHz}$ | -62 |  |  | dBc |
| HD3 |  | -66 |  |  | dBC |
| Input 1 dB Compression Point | $\mathrm{V}_{\text {GAIN }}=0.25 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1 \mathrm{Vp}-\mathrm{p}, \mathrm{f}=1 \mathrm{MHz}$ to 10 MHz | 1 |  |  | $\mathrm{dBm}{ }^{1}$ |
| Two-Tone Intermodulation Distortion (IMD3) |  |  |  |  |  |
| AD8331 | $\mathrm{V}_{\text {GAIN }}=0.72 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1 \mathrm{Vp}-\mathrm{p}, \mathrm{f}=1 \mathrm{MHz}$ | -80 |  |  | dBc |
|  | $\mathrm{V}_{\text {GAIN }}=0.5 \mathrm{~V}$, $\mathrm{V}_{\text {Out }}=1 \mathrm{Vp}-\mathrm{p}, \mathrm{f}=10 \mathrm{MHz}$ | -72 |  |  | dBc |
| AD8332, AD8334 | $\mathrm{V}_{\text {GAIN }}=0.72 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1 \mathrm{~V} p-\mathrm{p}, \mathrm{f}=1 \mathrm{MHz}$ | -78 |  |  | dBc |
|  | $\mathrm{V}_{\text {GAIN }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1 \mathrm{Vp-p}, \mathrm{f}=10 \mathrm{MHz}$ | -74 |  |  | dBC |
| Output Third-Order Intercept |  |  |  |  |  |
| AD8331 | $\begin{aligned} & V_{\text {GAIN }}=0.5 \mathrm{~V}, V_{\text {OUT }}=1 \mathrm{Vp}-\mathrm{p}, \mathrm{f}=1 \mathrm{MHz} \\ & \mathrm{~V}_{\text {GAIN }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1 \mathrm{Vp}-\mathrm{p}, \mathrm{f}=10 \mathrm{MHz} \end{aligned}$ | 38 |  |  | dBm dBm |
| AD8332, AD8334 | $\mathrm{V}_{\text {GAIN }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1 \mathrm{Vp-p}, \mathrm{f}=1 \mathrm{MHz}$ | 35 |  |  | dBm |
|  | $\mathrm{V}_{\text {GAIN }}=0.5 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=1 \mathrm{~V}$ p-p, $\mathrm{f}=10 \mathrm{MHz}$ | 32 |  |  | dBm |
| Channel-to-Channel Crosstalk (AD8332, AD8334) | $\mathrm{V}_{\text {GAIN }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {OUt }}=1 \mathrm{Vp}-\mathrm{p}, \mathrm{f}=1 \mathrm{MHz}$ | -98 |  |  | dB |
| Overload Recovery | $\mathrm{V}_{\text {GAIN }}=1.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=50 \mathrm{mV}$ p-p/1 $\mathrm{Vp}-\mathrm{p}, \mathrm{f}=10 \mathrm{MHz}$ | 5 |  |  | ns |
| Group Delay Variation | $5 \mathrm{MHz}<\mathrm{f}<50 \mathrm{MHz}$, full gain range | $\pm 2$ |  |  | ns |
| ACCURACY |  |  |  |  |  |
| Absolute Gain Error ${ }^{2}$ | $0.05 \mathrm{~V}<\mathrm{V}_{\text {GAIN }}<0.10 \mathrm{~V}$ | $-1 \quad+0.5$ |  | +2 | dB |
|  | $0.10 \mathrm{~V}<\mathrm{V}_{\text {GAIN }}<0.95 \mathrm{~V}$ | -1 $\pm 0.3$ |  | +1 | dB |
|  | $0.95 \mathrm{~V}<\mathrm{V}_{\text {GAII }}<1.0 \mathrm{~V}$ | -2 | -1 | +1 | dB |
| Gain Law Conformance ${ }^{3}$ | $0.1 \mathrm{~V}<\mathrm{V}_{\text {GAIN }}<0.95 \mathrm{~V}$ |  | $\pm 0.2$ |  | dB |
| Channel-to-Channel Gain Matching | $0.1 \mathrm{~V}<\mathrm{V}_{\text {GAIN }}<0.95 \mathrm{~V}$ | $\pm 0.1$ |  |  | dB |
| GAIN CONTROL INTERFACE (Pin GAIN) |  |  |  |  |  |
| Gain Scaling Factor | $0.10 \mathrm{~V}<\mathrm{V}_{\text {GAII }}<0.95 \mathrm{~V}$ | 48.5 | 50 | 51.5 | $\mathrm{dB} / \mathrm{V}$ |
| Gain Range | LO gain | -4.5 to +43.5 |  |  | dB |
|  | HI gain | 7.5 to 55.5 |  |  | dB |
| Input Voltage (VGain) Range |  | 0 to 1.0 |  |  |  |
| Input Impedance |  | 10 |  |  | $\mathrm{M} \Omega$ |
| Response Time | 48 dB gain change to $90 \%$ full scale | 500 |  |  | ns |
| COMMON-MODE INTERFACE (PIN VCMn) |  |  |  |  |  |
| Input Resistance ${ }^{4}$ | Current limited to $\pm 1 \mathrm{~mA}$ | 30 |  | +100 | $\Omega$ |
| Output CM Offset Voltage | $\mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{~V}$ | -125 | -25 |  | mV |
| Voltage Range | Vout $=2.0 \mathrm{Vp-p}$ |  | 1.5 to 3.5 |  | V |

## AD8331/AD8332/AD8334

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ENABLE INTERFACE (PIN ENB, PIN ENBL, PIN ENBV) Logic Level to Enable Power Logic Level to Disable Power Input Resistance <br> Power-Up Response Time | Pin ENB <br> Pin ENBL <br> Pin ENBV $\begin{aligned} & V_{\text {INH }}=30 \mathrm{mV} p-\mathrm{p} \\ & \mathrm{~V}_{\mathrm{INH}}=150 \mathrm{mV} \mathrm{p}-\mathrm{p} \end{aligned}$ | 2.25 0 | $\begin{aligned} & 25 \\ & 40 \\ & 70 \\ & 300 \\ & 4 \end{aligned}$ | $\begin{aligned} & 5 \\ & 1.0 \end{aligned}$ | V <br> V <br> $\mathrm{k} \Omega$ <br> $\mathrm{k} \Omega$ <br> $\mathrm{k} \Omega$ <br> $\mu \mathrm{s}$ <br> ms |
| HILO GAIN RANGE INTERFACE (PIN HILO) Logic Level to Select HI Gain Range Logic Level to Select LO Gain Range Input Resistance |  |  | $50$ | $\begin{aligned} & 5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{k} \Omega \end{aligned}$ |
| OUTPUT CLAMP INTERFACE <br> (PIN RCLMP; HI OR LO GAIN) <br> Accuracy $\begin{aligned} & \mathrm{HILO}=\mathrm{LO} \\ & \mathrm{HILO}=\mathrm{HI} \end{aligned}$ | Rcımp $=2.74 \mathrm{k} \Omega, \mathrm{V}_{\text {out }}=1 \mathrm{Vp}$-p (clamped) <br> $\mathrm{R}_{\mathrm{CLMP}}=2.21 \mathrm{k} \Omega, \mathrm{V}_{\text {OUT }}=1 \mathrm{Vp}$-p (clamped) |  | $\begin{aligned} & \pm 50 \\ & \pm 75 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| MODE INTERFACE (PIN MODE) Logic Level for Positive Gain Slope Logic Level for Negative Gain Slope Input Resistance |  | $\begin{aligned} & 0 \\ & 2.25 \end{aligned}$ | 200 |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{k} \Omega \end{aligned}$ |
| POWER SUPPLY (PIN VPS1, PIN VPS2, PIN VPSV, PIN VPSL, PIN VPOS) <br> Supply Voltage <br> Quiescent Current per Channel <br> AD8331 <br> AD8332, AD8334 <br> Power Dissipation per channel <br> AD8331 <br> AD8332, AD8334 <br> Power-Down Current <br> AD8332 (VGA and LNA Disabled) <br> AD8331 (VGA and LNA Disabled) <br> LNA Current <br> AD8331 (ENBL) <br> AD8332, AD8334 (ENBL) <br> VGA Current <br> AD8331 (ENBV) <br> AD8332, AD8334 (ENBV) <br> PSRR | No signal <br> Each channel <br> Each channel $\mathrm{V}_{\text {GAIN }}=0 \mathrm{~V}, \mathrm{f}=100 \mathrm{kHz}$ | 7.5 <br> 7.5 <br> 7.5 <br> 7.5 | 5.0 25 29 125 145 300 240 11 12 14 17 -68 | 5.5 <br> 600 <br> 400 <br> 15 <br> 15 <br> 20 <br> 20 | V <br> mA <br> mA <br> mW <br> mW <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA <br> dB |

[^0]
## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Voltage |  |
| $\quad$ Supply Voltage (VPSn, VPSV, VPSL, VPOS) | 5.5 V |
| Input Voltage (INHn) | $\mathrm{V}_{\mathrm{s}}+200 \mathrm{mV}$ |
| ENB, ENBL, ENBV, HILO Voltage | $\mathrm{V}_{\mathrm{s}}+200 \mathrm{mV}$ |
| GAIN Voltage | 2.5 V |
| Power Dissipation |  |
| AR Package ${ }^{1}$ | 0.96 W |
| CP-20 Package (AD8331) | 1.63 W |
| CP-32 Package (AD8332) | 1.97 W |
| RQ Package ${ }^{1}$ | 0.78 W |
| CP-64 Package (AD8334) | 0.91 W |
| Temperature |  |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering 60 sec ) | $300^{\circ} \mathrm{C}$ |
| JJA $^{\text {AR Package }{ }^{1}}$ |  |
| CP-20 Package ${ }^{2}$ | $68^{\circ} \mathrm{C} / \mathrm{W}$ |
| CP-32 Package ${ }^{2}$ | $40^{\circ} \mathrm{C} / \mathrm{W}$ |
| RQ Package ${ }^{1}$ | $33^{\circ} \mathrm{C} / \mathrm{W}$ |
| CP-64 Package ${ }^{3}$ | $83^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ Four-layer JEDEC board (2S2P).
${ }^{2}$ Exposed pad soldered to board, nine thermal vias in pad-JEDEC, 4-layer board J-STD-51-9.
${ }^{3}$ Exposed pad soldered to board, 25 thermal vias in pad-JEDEC, 4-layer board J-STD-51-9.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## AD8331/AD8332/AD8334

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. 20-Lead QSOP Pin Configuration (AD8331)

Table 3. 20-Lead QSOP Pin Function Description (AD8331)

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | LMD | LNA Signal Ground |
| 2 | INH | LNA Input |
| 3 | VPSL | LNA 5 V Supply |
| 4 | LON | LNA Inverting Output |
| 5 | LOP | LNA Noninverting Output |
| 6 | COML | LNA Ground |
| 7 | VIP | VGA Noninverting Input |
| 8 | VIN | VGA Inverting Input |
| 9 | MODE | Gain Slope Logic Input |
| 10 | GAIN | Gain Control Voltage |
| 11 | VCM | Common Mode Voltage |
| 12 | RCLMP | Output Clamping Level |
| 13 | HILO | Gain Range Select (HI or LO) |
| 14 | VPOS | VGA 5 V Supply |
| 15 | VOH | Noninverting VGA Output |
| 16 | VOL | Inverting VGA Output |
| 17 | COMM | VGA Ground |
| 18 | ENBV | VGA Enable |
| 19 | ENBL | LNA Enable |
| 20 | COMM | VGA Ground |



Figure 4. 28-Lead TSSOP Pin Configuration (AD8332)


Figure 5. 32-Lead LFCSP Pin Configuration (AD8332)

Table 4. 28-Lead TSSOP Pin Function Description (AD8332)

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | LMD2 | CH2 LNA Signal Ground |
| 2 | INH2 | CH2 LNA Input |
| 3 | VPS2 | CH2 Supply LNA 5 V |
| 4 | LON2 | CH2 LNA Inverting Output |
| 5 | LOP2 | CH2 LNA Noninverting Output |
| 6 | COM2 | CH2 LNA Ground |
| 7 | VIP2 | CH2 VGA Noninverting Input |
| 8 | VIN2 | CH2 VGA Inverting Input |
| 9 | VCM2 | CH2 Common-Mode Voltage |
| 10 | GAIN | Gain Control Voltage |
| 11 | RCLMP | Output Clamping Resistor |
| 12 | VOH2 | CH2 Noninverting VGA Output |
| 13 | VOL2 | CH2 Inverting VGA Output |
| 14 | COMM | VGA Ground (Both Channels) |
| 15 | VPSV | VGA Supply 5 V (Both Channels) |
| 16 | VOL1 | CH1 Inverting VGA Output |
| 17 | VOH1 | CH1 Noninverting VGA Output |
| 18 | ENB | Enable-VGA/LNA |
| 19 | HILO | VGA Gain Range Select (HI or LO) |
| 20 | VCM1 | CH1 Common-Mode Voltage |
| 21 | VIN1 | CH1 VGA Inverting Input |
| 22 | VIP1 | CH1 VGA Noninverting Input |
| 23 | COM1 | CH1 LNA Ground |
| 24 | LOP1 | CH1 LNA Noninverting Output |
| 25 | LON1 | CH1 LNA Inverting Output |
| 26 | VPS1 | CH1 LNA Supply 5 V |
| 27 | INH1 | CH1 LNA Input |
| 28 | LMD1 | CH1 LNA Signal Ground |

Table 5. 32-Lead LFCSP Pin Function Description (AD8332)

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | LON1 | CH1 LNA Inverting Output |
| 2 | VPS1 | CH1 LNA Supply 5 V |
| 3 | INH1 | CH1 LNA Input |
| 4 | LMD1 | CH1 LNA Signal Ground |
| 5 | LMD2 | CH2 LNA Signal Ground |
| 6 | INH2 | CH2 LNA Input |
| 7 | VPS2 | CH2 LNA Supply 5 V |
| 8 | LON2 | CH2 LNA Inverting Output |
| 9 | LOP2 | CH2 LNA Noninverting Output |
| 10 | COM2 | CH2 LNA Ground |
| 11 | VIP2 | CH2 VGA Noninverting Input |
| 12 | VIN2 | CH2 VGA Inverting Input |
| 13 | VCM2 | CH2 Common-Mode Voltage |
| 14 | MODE | Gain Slope Logic Input |
| 15 | GAIN | Gain Control Voltage |
| 16 | RCLMP | Output Clamping Level Input |
| 17 | COMM | VGA Ground |
| 18 | VOH2 | CH2 Noninverting VGA Output |
| 19 | VOL2 | CH2 Inverting VGA Output |
| 20 | NC | No Connect |
| 21 | VPSV | VGA Supply 5 V |
| 22 | VOL1 | CH1 Inverting VGA Output |
| 23 | VOH1 | CH1 Noninverting VGA Output |
| 24 | COMM | VGA Ground |
| 25 | ENBV | VGA Enable |
| 26 | ENBL | LNA Enable |
| 27 | HILO | VGA Gain Range Select (HI or LO) |
| 28 | VCM1 | CH1 Common-Mode Voltage |
| 29 | VIN1 | CH1 VGA Inverting Input |
| 30 | VIP1 | CH1 VGA Noninverting Input |
| 31 | COM1 | CH1 LNA Ground |
| 32 | LOP1 | CH1 LNA Noninverting Output |
|  |  |  |



Figure 6. 64-Lead LFCSP Pin Configuration (AD8334)

Table 6. 64-Lead LFCSP Pin Function Description (AD8334)

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | INH2 | CH2 LNA Input |
| 2 | LMD2 | CH2 LNA V ${ }_{\text {MID }}$ Bypass (AC-Coupled to GND) |
| 3 | COM2X | CH2 LNA Ground Shield |
| 4 | LON2 | CH2 LNA Feedback Output (for Rebk) |
| 5 | LOP2 | CH2 LNA Output |
| 6 | VIP2 | CH2 VGA Positive Input |
| 7 | VIN2 | CH2VGA Negative Input |
| 8 | VPS2 | CH2 LNA Supply 5 V |
| 9 | VPS3 | CH3 LNA Supply 5 V |
| 10 | VIN3 | CH3VGA Negative Input |
| 11 | VIP3 | CH3 VGA Positive Input |
| 12 | LOP3 | CH3 LNA Positive Output |
| 13 | LON3 | CH3 LNA Feedback Output (for R $\mathrm{FbBK}^{\text {) }}$ |
| 14 | COM3X | CH3 LNA Ground Shield |
| 15 | LMD3 | CH3 LNA V ${ }_{\text {MID }}$ Bypass (AC-Coupled to GND) |
| 16 | INH3 | CH3 LNA Input |
| 17 | COM3 | CH3 LNA Ground |
| 18 | COM4 | CH4 LNA Ground |
| 19 | INH4 | CH4 LNA Input |
| 20 | LMD4 | CH4 LNA V $\mathrm{VII}^{\text {Bypass (AC-Coupled to GND) }}$ |
| 21 | COM4X | CH4 LNA Ground Shield |
| 22 | LON4 | CH4 LNA Feedback Output (for Rfbk) |
| 23 | LOP4 | CH4 LNA Positive Output |
| 24 | VIP4 | CH4 VGA Positive Input |
| 25 | VIN4 | CH4VGA Negative Input |
| 26 | VPS4 | CH4 LNA Supply 5 V |
| 27 | GAIN34 | Gain Control Voltage for CH 3 and CH 4 |
| 28 | CLMP34 | Output Clamping Level Input for CH 3 and CH4 |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 29 | HILO | Gain Select for Postamp 0 dB or 12 dB |
| 30 | VCM4 | CH4 Common-Mode Voltage-AC Bypass |
| 31 | VCM3 | CH3 Common-Mode Voltage-AC Bypass |
| 32 | NC | No Connect |
| 33 | COM34 | VGA Ground, CH3 and CH4 |
| 34 | VOH4 | CH4 Positive VGA Output |
| 35 | VOL4 | CH4 Negative VGA Output |
| 36 | VPS34 | VGA Supply 5V CH3 and CH4 |
| 37 | VOL3 | CH3 Negative VGA Output |
| 38 | VOH3 | CH3 Positive VGA Output |
| 39 | COM34 | VGA ground CH 3 and CH 4 |
| 40 | NC | No Connect |
| 41 | MODE | Gain Control SLOPE, Logic Input, $0=$ Positive |
| 42 | COM12 | VGA Ground CH 1 and CH 2 |
| 43 | VOH2 | CH2 Positive VGA Output |
| 44 | VOL2 | CH2 Negative VGA Output |
| 45 | VPS12 | CH 2 VGA Supply 5 V CH 1 and CH 2 |
| 46 | VOL1 | CH1 Negative VGA Output |
| 47 | VOH 1 | CH1 Positive VGA Output |
| 48 | COM12 | VGA Ground CH 1 and CH 2 |
| 49 | VCM2 | CH2 Common-Mode Voltage-AC Bypass |
| 50 | VCM1 | CH1 Common-Mode Voltage-AC Bypass |
| 51 | EN34 | Shared LNA/VGA Enable, CH3 and CH4 |
| 52 | EN12 | Shared LNA/VGA Enable, CH 1 and CH 2 |
| 53 | CLMP12 | Output Clamping Level Input, CH 1 and CH 2 |
| 54 | GAIN12 | Gain Control Voltage CH 1 and CH 2 |
| 55 | VPS1 | CH1 LNA Supply 5 V |
| 56 | VIN1 | CH1 VGA Negative Input |
| 57 | VIP1 | CH1 VGA Positive Input |
| 58 | LOP1 | CH1 LNA Positive Output |
| 59 | LON1 | CH1 LNA Feedback Output (for R $\mathrm{F}_{\text {FkK }}$ ) |
| 60 | COM1X | CH1 LNA Ground Shield |
| 61 | LMD1 | CH1 LNA Vmid Bypass (AC-Coupled to GND) |
| 62 | INH1 | CH1 LNA Input |
| 63 | COM1 | CH1 LNA Ground |
| 64 | COM2 | CH2 LNA Ground |

## AD8331/AD8332/AD8334

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\mathrm{IN}}=50 \Omega, \mathrm{R}_{\mathrm{FB}}=280 \Omega, \mathrm{C}_{\mathrm{SH}}=22 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz}, \mathrm{R}_{\mathrm{CLMP}}=\infty, \mathrm{C}_{\mathrm{L}}=1 \mathrm{pF}, \mathrm{VCM}$ pin floating, -4.5 dB to +43.5 dB gain ( $\mathrm{HILO}=\mathrm{LO}$ ), and differential output voltage, unless otherwise specified.


Figure 7. Gain vs. VGAIN and MODE (MODE Available on AC Package)


Figure 8. Absolute Gain Error vs. VGAIN at Three Temperatures


Figure 9. Absolute Gain Error vs. VGAIN $a t$ Various Frequencies


Figure 10. Gain Error Histogram


Figure 11. Gain Match Histogram for $V_{G A I N}=0.2 \mathrm{~V}$ and 0.7 V


Figure 12. Frequency Response for Various Values of $V_{\text {GAIN }}$


Figure 13. Frequency Response for Various Values of $V_{\text {GAIN }}, \mathrm{HILO}=\mathrm{HI}$


Figure 14. Frequency Response for Various Matched Source Impedances


Figure 15. Frequency Response, Unterminated $L N A, R_{s}=50 \Omega$


Figure 16. Channel-to-Channel Crosstalk vs. Frequency for Various Values of $V_{G A I N}$


Figure 17. Group Delay vs. Frequency for Two Values of AC Coupling


Figure 18. Representative Differential Output Offset Voltage vs. $V_{\text {gain }}$ at Three Temperatures


Figure 19. Gain Scaling Factor Histogram


Figure 20. Output Impedance vs. Frequency


Figure 21. LNA Input Impedance vs. Frequency for Various Values of $R_{F B}$ and $C_{S H}$


Figure 22. Smith Chart, S11 vs. Frequency, 0.1 MHz to 200 MHz for Various Values of $R_{F B}$


Figure 23. LNA Frequency Response, Single Ended, for Various Values of RIN


Figure 24. Frequency Response for Unterminated LNA, Single Ended


Figure 25. Output-Referred Noise vs. V GAIN


Figure 26. Short-Circuit, Input-Referred Noise vs. Frequency


Figure 27. Short-Circuit, Input-Referred Noise vs. $V_{\text {GAIN }}$


Figure 28. Short-Circuit, Input-Referred Noise vs. Temperature


Figure 29. Input-Referred Noise vs. Rs


Figure 30. Noise Figure vs. Rs for Various Values of $R_{I_{N}}$

## AD8331/AD8332/AD8334



Figure 31. Noise Figure vs. $V_{\text {GAIN }}$


Figure 32. Noise Figure vs. Gain


Figure 33. Harmonic Distortion vs. Frequency


Figure 34. Harmonic Distortion vs. RLOAD


Figure 35. Harmonic Distortion vs. C COAD


Figure 36. Harmonic Distortion vs. Differential Output Voltage


Figure 37. Harmonic Distortion vs. $V_{\text {GAIN }} f=1 \mathrm{MHz}$


Figure 38. Harmonic Distortion vs. $V_{G A I N}, f=10 \mathrm{MHz}$


Figure 39. Input $1 d B$ Compression vs. $V_{\text {GAIN }}$


Figure 40 . IMD3 vs. Frequency


Figure 41. Output Third-Order Intercept vs. $V_{\text {GAIN }}$


Figure 42. Small Signal Pulse Response, $G=30 \mathrm{~dB}$, Top: Input, Bottom: Output Voltage, HILO = HI or LO


Figure 43. Large Signal Pulse Response, $G=30 \mathrm{~dB}$, HILO = HI or LO, Top: Input, Bottom: Output Voltage


Figure 44. Large Signal Pulse Response for Various Capacitive Loads, $C_{L}=0 p F, 10 p F, 20 p F, 50 p F$


Figure 45. Pin GAIN Transient Response, Top: VGAIN, Bottom: Output Voltage


Figure 46. Clamp Level vs. Rcımp


Figure 47. Clamp Level Pulse Response for 4 Values of RсLмр


Figure 48. LNA Overdrive Recovery, $V_{\text {INH }} 0.05$ Vp-p to 1 V p-p Burst, $V_{\text {GAIN }}=0.27$ V VGA Output Shown


Figure 49. VGA Overdrive Recovery, VINH $4 m V p$-p to 70 mV p-p Burst, $V_{\text {GAIN }}=1 \mathrm{VVGA}$ Output Shown Attenuated by 24 dB


Figure 50. VGA Overdrive Recovery, VINH 4 mV p-p to 275 mV p-p Burst, $V_{G A I N}=1 \mathrm{VVGA}$ Output Shown Attenuated by 24 dB


Figure 51. Enable Response, Top: $V_{\text {ENB, }}$ Bottom: $V_{\text {OUT, }} V_{I N H}=30 \mathrm{mV}$ p-p


Figure 52. Enable Response, Large Signal, Top: VENB, Bottom: Vout, VINH $=150 \mathrm{mV}$ p-p


Figure 53. PSRR vs. Frequency (No Bypass Capacitor)


Figure 54. Quiescent Supply Current vs. Temperature

## TEST CIRCUITS

## MEASUREMENT CONSIDERATIONS

Figure 55 through Figure 68 show typical measurement configurations and proper interface values for measurements with $50 \Omega$ conditions.

Short-circuit input noise measurements are made using Figure 62. The input-referred noise level is determined by dividing the output noise by the numerical gain between Point A and Point B and accounting for the noise floor of the spectrum analyzer. The gain should be measured at each frequency of interest and with low signal levels because a $50 \Omega$ load is driven directly. The generator is removed when noise measurements are made.


Figure 55. Gain and Bandwidth Measurements


Figure 56. Frequency Response for Various Matched Source Impedances


Figure 57. Frequency Response for Unterminated $L N A, R s=50 \Omega$


Figure 58. Group Delay vs. Frequency for Two Values of AC Coupling


Figure 59. LNA Input Impedance vs. Frequency in Standard and Smith Chart (S11) Formats


Figure 60. Frequency Response for Unterminated LNA, Single Ended


Figure 61. Short-Circuit, Input-Referred Noise


Figure 62. Noise Figure


Figure 63. Harmonic Distortion vs. Load Resistance


Figure 64. Harmonic Distortion vs. Load Capacitance


Figure 65. IMD3 vs. Frequency

## AD8331/AD8332/AD8334



Figure 66. Pulse Response Measurements


Figure 67. GAIN and Enable Transient Response


Figure 68. PSRR vs. Frequency

## AD8331/AD8332/AD8334

## THEORY OF OPERATION

## OVERVIEW

The following discussion applies to all part numbers. Figure 69, Figure 70, and Figure 71 are functional block diagrams of the AD8331, AD8332, and AD8334, respectively.



Figure 71. AD8334 Functional Block Diagram
Each channel contains an LNA that provides user-adjustable input impedance termination, a differential X-AMP VGA, and a programmable gain postamplifier with adjustable output voltage limiting. Figure 72 shows a simplified block diagram with external components.


Figure 72. Simplified Block Diagram

## AD8331/AD8332/AD8334

The linear-in-dB gain-control interface is trimmed for slope and absolute accuracy. The gain range is 48 dB , extending from -4.5 dB to +43.5 dB in HI gain and +7.5 dB to +55.5 dB in LO gain mode. The slope of the gain control interface is $50 \mathrm{~dB} / \mathrm{V}$, and the gain control range is 40 mV to 1 V . Equation 1 and Equation 2 are the expressions for gain.
$\operatorname{GAIN}(\mathrm{dB})=50(\mathrm{~dB} / \mathrm{V}) \times V_{G A I N}-6.5 \mathrm{~dB},(H I L O=L O)$
or
$\operatorname{GAIN}(\mathrm{dB})=50(\mathrm{~dB} / \mathrm{V}) \times V_{G A I N}+5.5 \mathrm{~dB},(H I L O=L O)$
The ideal gain characteristics are shown in Figure 73.


Figure 73. Ideal Gain Control Characteristics
The gain slope is negative with the MODE pulled high (where available):
$\operatorname{GAIN}(\mathrm{dB})=-50(\mathrm{~dB} / \mathrm{V}) \times V_{G A I N}+45.5 \mathrm{~dB},(H I L O=L O)$
or
$\operatorname{GAIN}(\mathrm{dB})=-50(\mathrm{~dB} / \mathrm{V}) \times V_{G A I N}+57.5 \mathrm{~dB},(H I L O=H I)$
The LNA converts a single-ended input to a differential output with a voltage gain of 19 dB . If only one output is used, the gain is 13 dB . The inverting output is used for active input impedance termination. Each of the LNA outputs is capacitively coupled to a VGA input. The VGA consists of an attenuator with a range of 48 dB followed by an amplifier with 21 dB of gain for a net gain range of -27 dB to +21 dB . The X-AMP gain-interpolation technique results in low gain error and uniform bandwidth, and differential signal paths minimize distortion.

The final stage is a logic programmable amplifier with gains of 3.5 dB or 15.5 dB . The LO and HI gain modes are optimized for 12-bit and 10-bit ADC applications, in terms of output-referred noise and absolute gain range. Output voltage limiting can be programmed by the user.

## LOW NOISE AMPLIFIER (LNA)

Good noise performance relies on a proprietary ultralow noise preamplifier at the beginning of the signal chain, which minimizes the noise contribution in the following VGA. Active impedance control optimizes noise performance for applications that benefit from input matching.

A simplified schematic of the LNA is shown in Figure 74. INH is capacitively coupled to the source. An on-chip bias generator establishes dc input bias voltages of 3.25 V and centers the output common-mode levels at 2.5 V . A Capacitor $\mathrm{C}_{\text {LMD }}$ of the same value as the Input Coupling Capacitor $\mathrm{C}_{\mathrm{INH}}$ is connected from the LMD pin to ground.


Figure 74. Simplified LNA Schematic
The LNA supports differential output voltages as high as 5 V p-p with positive and negative excursions of $\pm 1.25 \mathrm{~V}$, about a common-mode voltage of 2.5 V . Because the differential gain magnitude is 9 , the maximum input signal before saturation is $\pm 275 \mathrm{mV}$ or +550 mV p-p. Overload protection ensures quick recovery time from large input voltages. Because the inputs are capacitively coupled to a bias voltage near midsupply, very large inputs can be handled without interacting with the ESD protection.

Low value feedback resistors and the current-driving capability of the output stage allow the LNA to achieve a low input-referred voltage noise of $0.74 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$. This is achieved with a current consumption of only 11 mA per channel ( 55 mW ). On-chip resistor matching results in precise single-ended gains of $4.5 \times$ ( $9 \times$ differential), critical for accurate impedance control. The use of a fully differential topology and negative feedback minimizes distortion. Low HD2 is particularly important in second harmonic ultrasound imaging applications. Differential signaling enables smaller swings at each output, further reducing third-order distortion.

## AD8331/AD8332/AD8334

## Active Impedance Matching

The LNA supports active impedance matching through an external shunt feedback resistor from Pin LON to Pin INH. The input resistance, $\mathrm{R}_{\mathbb{I N}}$, is given by Equation 5 , where $A$ is the singleended gain of 4.5 , and $6 \mathrm{k} \Omega$ is the unterminated input impedance.

$$
\begin{equation*}
R_{I N}=\frac{R_{F B}}{1+A} \| 6 \mathrm{k} \Omega=\frac{6 \mathrm{k} \Omega \times R_{F B}}{33 \mathrm{k} \Omega+R_{F B}} \tag{5}
\end{equation*}
$$

$C_{F B}$ is needed in series with $R_{F B}$ because the dc levels at Pin LON and Pin INH are unequal. Expressions for choosing R $_{F B}$ in terms of $\mathrm{R}_{\mathbb{I N}}$ and for choosing $\mathrm{C}_{\mathrm{FB}}$ are found in the Applications section. $\mathrm{C}_{\text {SH }}$ and the ferrite bead enhance stability at higher frequencies where the loop gain is diminished and prevent peaking. Frequency response plots of the LNA are shown in Figure 23 and Figure 24. The bandwidth is approximately 130 MHz for matched input impedances of $50 \Omega$ to $200 \Omega$ and declines at higher source impedances. The unterminated bandwidth (when $\mathrm{R}_{\mathrm{FB}}=\infty$ ) is approximately 80 MHz .

Each output can drive external loads as low as $100 \Omega$ in addition to the $100 \Omega$ input impedance of the VGA ( $200 \Omega$ differential). Capacitive loading up to 10 pF is permissible. All loads should be ac-coupled. Typically, Pin LOP output is used as a singleended driver for auxiliary circuits, such as those used for Doppler ultrasound imaging, and Pin LON drives $\mathrm{R}_{\mathrm{FB}}$. Alternatively, a differential external circuit can be driven from the two outputs in addition to the active feedback termination. In both cases, important stability considerations discussed in the Applications section should be carefully observed.

The impedance at each LNA output is $5 \Omega$. A 0.4 dB reduction in open-circuit gain results when driving the VGA, and 0.8 dB with an additional $100 \Omega$ load at the output. The differential gain of the LNA is 6 dB higher. If the load is less than $200 \Omega$ on either side, a compensating load is recommended on the opposite output.

## LNA Noise

The input-referred voltage noise sets an important limit on system performance. The short-circuit input voltage noise of the LNA is $0.74 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ or $0.82 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ (at maximum gain), including the VGA noise. The open-circuit current noise is $2.5 \mathrm{pA} / \sqrt{ } \mathrm{Hz}$. These measurements, taken without a feedback resistor, provide the basis for calculating the input noise and noise figure performance of the configurations in Figure 75. Figure 76 and Figure 77 are simulations extracted from these results, and the 4.1 dB NF measurement with the input actively matched to a $50 \Omega$ source. Unterminated ( $\mathrm{R}_{\mathrm{FB}}=\infty$ ) operation exhibits the lowest equivalent input noise and noise figure. Figure 76 shows the noise figure vs. source resistance, rising at low $\mathrm{R}_{\mathrm{s}}$, where the LNA voltage noise is large compared to the source noise, and again at high $\mathrm{R}_{\mathrm{s}}$ due to current noise. The VGA's input-referred voltage noise of $2.7 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ is included in all of the curves.


Figure 76. Noise Figure vs. Rs for Resistive, Active Matched and Unterminated Inputs


Figure 77. Noise Figure vs. Rs for Various Fixed Values of $R_{I_{N}}$, Actively Matched

# AD8331/AD8332/AD8334 

The primary purpose of input impedance matching is to improve the system transient response. With resistive termination, the input noise increases due to the thermal noise of the matching resistor and the increased contribution of the LNA's input voltage noise generator. With active impedance matching, however, the contributions of both are smaller than they would be for resistive termination by a factor of $1 /(1+L N A$ Gain $)$. Figure 76 shows their relative noise figure (NF) performance. In this graph, the input impedance was swept with Rs to preserve the match at each point. The noise figures for a source impedance of $50 \Omega$ are $7.1 \mathrm{~dB}, 4.1 \mathrm{~dB}$, and 2.5 dB , respectively, for the resistive, active, and unterminated configurations. The noise figures for $200 \Omega$ are $4.6 \mathrm{~dB}, 2.0 \mathrm{~dB}$, and 1.0 dB , respectively.

Figure 77 is a plot of the NF vs. Rs for various values of $\mathrm{R}_{\text {IN }}$, which is helpful for design purposes. The plateau in the NF for actively matched inputs mitigates source impedance variations. For comparison purposes, a preamp with a gain of 19 dB and noise spectral density of $1.0 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$, combined with a VGA with $3.75 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$, yields a noise figure degradation of approximately 1.5 dB (for most input impedances), significantly worse than the AD8332 performance.

The equivalent input noise of the LNA is the same for singleended and differential output applications. The LNA noise figure improves to 3.5 dB at $50 \Omega$ without VGA noise, but this is exclusive of noise contributions from other external circuits connected to LOP. A series output resistor is usually recommended for stability purposes when driving external circuits on a separate board (see the Applications section). In low noise applications, a ferrite bead is even more desirable.

## VARIABLE GAIN AMPLIFIER

The differential X-AMP VGA provides precise input attenuation and interpolation. It has a low input-referred noise of $2.7 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ and excellent gain linearity. A simplified block diagram is shown in Figure 78.


Figure 78. Simplified VGA Schematic

## X-AMP VGA

The input of the VGA is a differential R-2R ladder attenuator network with 6 dB steps per stage and a net input impedance of $200 \Omega$ differential. The ladder is driven by a fully differential input signal from the LNA and is not intended for single-ended operation. LNA outputs are ac-coupled to reduce offset and isolate their common-mode voltage. The VGA inputs are biased through the ladder's center tap connection to VCM, which is typically set to 2.5 V and is bypassed externally to provide a clean ac ground.

The signal level at successive stages in the input attenuator falls from 0 dB to -48 dB in 6 dB steps. The input stages of the X -AMP are distributed along the ladder, and a biasing interpolator, controlled by the gain interface, determines the input tap point. With overlapping bias currents, signals from successive taps merge to provide a smooth attenuation range from 0 dB to -48 dB . This circuit technique results in excellent, linear-in-dB gain law conformance and low distortion levels and deviates $\pm 0.2 \mathrm{~dB}$ or less from the ideal. The gain slope is monotonic with respect to the control voltage and is stable with variations in process, temperature, and supply.

The X-AMP inputs are part of a gain-of-12 feedback amplifier that completes the VGA. Its bandwidth is 150 MHz . The input stage is designed to reduce feedthrough to the output and to ensure excellent frequency response uniformity across gain setting (see Figure 12 and Figure 13).

## Gain Control

Position along the VGA attenuator is controlled by a singleended analog control voltage, $\mathrm{V}_{\text {GAIN }}$, with an input range of 40 mV to 1.0 V . The gain control scaling is trimmed to a slope of $50 \mathrm{~dB} / \mathrm{V}(20 \mathrm{mV} / \mathrm{dB})$. Values of $\mathrm{V}_{\text {GAIN }}$ beyond the control range saturate to minimum or maximum gain values. Both channels of the AD8332 are controlled from a single gain interface to preserve matching. Gain can be calculated using Equation 1 and Equation 2.

Gain accuracy is very good because both the scaling factor and absolute gain are factory trimmed. The overall accuracy relative to the theoretical gain expression is $\pm 1 \mathrm{~dB}$ for variations in temperature, process, supply voltage, interpolator gain ripple, trim errors, and tester limits. The gain error relative to a best-fit line for a given set of conditions is typically $\pm 0.2 \mathrm{~dB}$. Gain matching between channels is better than 0.1 dB (Figure 11 shows gain errors in the center of the control range). When $\mathrm{V}_{\mathrm{GAIN}}<0.1$ or $>0.95$, gain errors are slightly greater.

## AD8331/AD8332/AD8334

The gain slope can be inverted, as shown in Figure 73 (available in most versions). The gain drops with a slope of $-50 \mathrm{~dB} / \mathrm{V}$ across the gain control range from maximum to minimum gain. This slope is useful in applications, such as automatic gain control, where the control voltage is proportional to the measured output signal amplitude. The inverse gain mode is selected by setting the MODE pin HI.

Gain control response time is less than 750 ns to settle within $10 \%$ of the final value for a change from minimum to maximum gain.

## VGA Noise

In a typical application, a VGA compresses a wide dynamic range input signal to within the input span of an ADC. While the input-referred noise of the LNA limits the minimum resolvable input signal, the output-referred noise, which depends primarily on the VGA, limits the maximum instantaneous dynamic range that can be processed at any one particular gain control voltage. This limit is set in accordance with the quantization noise floor of the ADC .

Output and input-referred noise as a function of $\mathrm{V}_{\text {Gain }}$ are plotted in Figure 25 and Figure 27 for the short-circuited input conditions. The input noise voltage is simply equal to the output noise divided by the measured gain at each point in the control range.

The output-referred noise is flat over most of the gain range, because it is dominated by the fixed output-referred noise of the VGA. Values are $48 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ in LO gain mode and $178 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ in HI gain mode. At the high end of the gain control range, the noise of the LNA and source prevail. The input-referred noise reaches its minimum value near the maximum gain control voltage, where the input-referred contribution of the VGA becomes very small.

At lower gains, the input-referred noise, and thus noise figure, increases as the gain decreases. The instantaneous dynamic range of the system is not lost, however, because the input capacity increases with it. The contribution of the ADC noise floor has the same dependence as well. The important relationship is the magnitude of the VGA output noise floor relative to that of the ADC.

With its low output-referred noise levels, these devices ideally drive low voltage ADCs. The converter noise floor drops 12 dB for every 2 bits of resolution and drops at lower input full-scale voltages and higher sampling rates. ADC quantization noise is discussed in the Applications section.

The preceding noise performance discussion applies to a differential VGA output signal. Although the LNA noise performance is the same in single-ended and differential applications, the VGA performance is not. The noise of the VGA is significantly higher in single-ended usage, because the contribution of its bias noise is designed to cancel in the differential
signal. A transformer can be used with single-ended applications when low noise is desired.

Gain control noise is a concern in very low noise applications. Thermal noise in the gain control interface can modulate the channel gain. The resultant noise is proportional to the output signal level and usually only evident when a large signal is present. Its effect is observable only in LO gain mode, where the noise floor is substantially lower. The gain interface includes an on-chip noise filter, which reduces this effect significantly at frequencies above 5 MHz . Care should be taken to minimize noise impinging at the GAIN input. An external RC filter can be used to remove $\mathrm{V}_{\text {GAIN }}$ source noise. The filter bandwidth should be sufficient to accommodate the desired control bandwidth.

## Common-Mode Biasing

An internal bias network connected to a midsupply voltage establishes common-mode voltages in the VGA and postamp. An externally bypassed buffer maintains the voltage. The bypass capacitors form an important ac ground connection, because the VCM network makes a number of important connections internally, including the center tap of the VGA's differential input attenuator, the feedback network of the VGA's fixed gain amplifier, and the feedback network of the postamplifier in both gain settings. For best results, use a 1 nF and a $0.1 \mu \mathrm{~F}$ capacitor in parallel, with the 1 nF nearest to the VCM pin. Separate VCM pins are provided for each channel. For dc-coupling to a 3 V ADC, the output common-mode voltage is adjusted to 1.5 V by biasing the VCM pin.

## POSTAMPLIFIER

The final stage has a selectable gain of $3.5 \mathrm{~dB}(\times 1.5)$ or 15.5 dB $(\times 6)$, set by the logic pin, HILO. Figure 79 is a simplified block diagram.


Separate feedback attenuators implement the two gain settings. These are selected in conjunction with an appropriately scaled input stage to maintain a constant 3 dB bandwidth between the two gain modes ( $\sim 150 \mathrm{MHz}$ ). The slew rate is $1200 \mathrm{~V} / \mu \mathrm{s}$ in HI gain mode and $300 \mathrm{~V} / \mu \mathrm{s}$ in LO gain mode. The feedback networks for HI and LO gain modes are factory trimmed to adjust the absolute gains of each channel.

## AD8331/AD8332/AD8334

## Noise

The topology of the postamplifier provides constant inputreferred noise with the two gain settings and variable output-referred noise. The output-referred noise in HI gain mode increases (with gain) by four. This setting is recommended when driving converters with higher noise floors. The extra gain boosts the output signal levels and noise floor appropriately. When driving circuits with lower input noise floors, the LO gain mode optimizes the output dynamic range.

Although the quantization noise floor of an ADC depends on a number of factors, the $48 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ and $178 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ levels are well suited to the average requirements of most 12 -bit and 10 -bit converters, respectively. An additional technique, described in the Applications section, can extend the noise floor even lower for possible use with 14-bit ADCs.

## Output Clamping

Outputs are internally limited to a level of 4.5 V p-p differential when operating at a 2.5 V common-mode voltage. The postamp implements an optional output clamp engaged through a resistor from Rclmp to ground. Table 8 shows a list of recommended resistor values.

Output clamping can be used for ADC input overload protection, if needed, or postamp overload protection when operating from a lower common-mode level, such as 1.5 V . The user should be aware that distortion products increase as output levels approach the clamping levels, and the user should adjust the clamp resistor accordingly. For additional information, see the Applications section.

The accuracy of the clamping levels is approximately $\pm 5 \%$ in LO or HI mode. Figure 80 illustrates the output characteristics for a few values of R $\mathrm{R}_{\text {CLMP. }}$


Figure 80. Output Clamping Characteristics

## AD8331/AD8332/AD8334

## APPLICATIONS

## LNA—EXTERNAL COMPONENTS

The LMD pin (connected to the bias circuitry) must be bypassed to ground and signal sourced to the INH pin capacitively coupled using 2.2 nF to $0.1 \mu \mathrm{~F}$ capacitors (see Figure 81).

The unterminated input impedance of the LNA is $6 \mathrm{k} \Omega$. The user can synthesize any LNA input resistance between $50 \Omega$ and $6 \mathrm{k} \Omega$. $\mathrm{R}_{\mathrm{FB}}$ is calculated according to Equation 6 or selected from Table 7.

$$
\begin{equation*}
R_{F B}=\frac{33 \mathrm{k} \Omega \times\left(R_{I N}\right)}{6 \mathrm{k} \Omega-\left(R_{I N}\right)} \tag{6}
\end{equation*}
$$

Table 7. LNA External Component Values for Common Source Impedances

| RIN $\boldsymbol{( \Omega )}$ | RFB $^{(\text {Nearest STD 1\% Value, } \mathbf{\Omega})}$ | $\mathbf{C}_{\text {SH }}(\mathbf{p F})$ |
| :--- | :--- | :--- |
| 50 | 280 | 22 |
| 75 | 412 | 12 |
| 100 | 562 | 8 |
| 200 | 1.13 k | 1.2 |
| 500 | 3.01 k | None |
| 6 k | $\infty$ | None |

When active input termination is used, a decoupling capacitor $\left(\mathrm{C}_{\mathrm{FB}}\right)$ is required to isolate the input and output bias voltages of the LNA.

The shunt input capacitor, $\mathrm{C}_{\mathrm{sH}}$, reduces gain peaking at higher frequencies where the active termination match is lost due to the gain roll-off of the LNA at high frequencies. The value of $C_{\text {SH }}$ diminishes as $\mathrm{R}_{\text {IN }}$ increases to $500 \Omega$, at which point no capacitor is required. Suggested values for $\mathrm{C}_{\text {SH }}$ for $50 \Omega \leq \mathrm{R}_{\text {IN }} \leq$ $200 \Omega$ are shown in Table 7.

When a long trace to Pin INH is unavoidable, or if both LNA outputs drive external circuits, a small ferrite bead (FB) in series with Pin INH preserves circuit stability with negligible effect on noise. The bead shown is $75 \Omega$ at 100 MHz (Murata BLM21 or equivalent). Other values can prove useful.

Figure 82 shows the interconnection details of the LNA output. Capacitive coupling between the LNA outputs and the VGA inputs is required because of the differences in their dc levels and the need to eliminate the offset of the LNA. Capacitor values of $0.1 \mu \mathrm{~F}$ are recommended. There is 0.4 dB loss in gain between the LNA output and the VGA input due to the $5 \Omega$ output resistance. Additional loading at the LOP and LON outputs affect LNA gain.


Figure 81. Basic Connections for a Typical Channel (AD8332 Shown)


Figure 82. Interconnections of the LNA and VGA
Both LNA outputs are available for driving external circuits. Pin LOP should be used in those instances when a single-ended LNA output is required. The user should be aware of stray capacitance loading of the LNA outputs, in particular LON. The LNA can drive $100 \Omega$ in parallel with 10 pF . If an LNA output is routed to a remote PC board, it tolerates a load capacitance up to 100 pF with the addition of a $49.9 \Omega$ series resistor or ferrite $75 \Omega / 100 \mathrm{MHz}$ bead.

## Gain Input

The GAIN pin is common to both channels of the AD8332. The input impedance is nominally $10 \mathrm{M} \Omega$ and a bypass capacitor from 100 pF tol nF is recommended.

# AD8331/AD8332/AD8334 

Parallel connected devices can be driven by a common voltage source or DAC. Decoupling should take into account any bandwidth considerations of the drive waveform, using the total distributed capacitance.

If gain control noise in LO gain mode becomes a factor, maintaining $\leq 15 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ noise at the GAIN pin ensures satisfactory noise performance. Internal noise prevails below $15 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ at the GAIN pin. Gain control noise is negligible in HI gain mode.

## VCM Input

The common-mode voltage of Pin VCM, Pin VOL, and Pin VOH defaults to 2.5 V dc . With output ac-coupled applications, the VCM pin is unterminated; however, it must still be bypassed in close proximity for ac grounding of internal circuitry. The VGA outputs can be dc connected to a differential load, such as an ADC. Common-mode output voltage levels between 1.5 V and 3.5 V can be realized at Pin VOH and Pin VOL by applying the desired voltage at Pin VCM. DC-coupled operation is not recommended when driving loads on a separate PC board.

The voltage on the VCM pin is sourced by an internal buffer with an output impedance of $30 \Omega$ and a $\pm 2 \mathrm{~mA}$ default output current (see Figure 83). If the VCM pin is driven from an external source, its output impedance should be $\ll 30 \Omega$ and its current drive capability should be $\gg 2 \mathrm{~mA}$. If the VCM pins of several devices are connected in parallel, the external buffer should be capable of overcoming their collective output currents. When a common-mode voltage other than 2.5 V is used, a voltage-limiting resistor, $\mathrm{R}_{\text {CLMP }}$, is needed to protect against overload.


Figure 83. VCM Interface

## Logic Inputs-ENB, MODE, and HILO

The input impedance of all enable pins is nominally $25 \mathrm{k} \Omega$ and can be pulled up to 5 V (a pull-up resistor is recommended) or driven by any 3 V or 5 V logic families. The enable pin, ENB, powers down the VGA-when pulled low, the VGA output voltages are near ground. Multiple devices can be driven from a common source. Consult Table 3, Table 4, Table 5, and Table 6 for circuit functions controlled by the enable pins.

Pin HILO is compatible with 3 V or 5 V CMOS logic families. It is either connected to ground or pulled up to 5 V , depending on the desired gain range and output noise.

## Optional Output Voltage Limiting

The RCLMP pin provides the user with a means to limit the output voltage swing when used with loads that have no provisions for prevention of input overdrive. The peak-to-peak limited voltage is adjusted by a resistor to ground, and Table 8 lists several voltage levels and the corresponding resistor value. Unconnected, the default limiting level is 4.5 V p-p.

Note that third harmonic distortion increases as waveform amplitudes approach clipping. For lowest distortion, the clamp level should be set higher than the converter input span. A clamp level of 1.5 V p-p is recommended for a 1 V p-p linear output range, 2.7 V p-p for a 2 V p-p range, or 1 V p-p for a 0.5 V p-p operation. The best solution is determined experimentally. Figure 84 shows third harmonic distortion as a function of the limiting level for a 2 V p-p output signal. A wider limiting level is desirable in HI gain mode.


Figure 84. HD3 vs. Clamping Level for 2 V p-p Differential Input
Table 8. Clamp Resistor Values

| Clamp Level (V p-p) | Clamp Resistor Value (k $\mathbf{)}$ |  |
| :--- | :--- | :--- |
|  | HILO $=$ LO | HILO $=\mathbf{H I}$ |
| 0.5 | 1.21 |  |
| 1.0 | 2.74 | 2.21 |
| 1.5 | 4.75 | 4.02 |
| 2.0 | 7.5 | 6.49 |
| 2.5 | 11 | 9.53 |
| 3.0 | 16.9 | 14.7 |
| 3.5 | 26.7 | 23.2 |
| 4.0 | 49.9 | 39.2 |
| 4.4 | 100 | 73.2 |

## AD8331/AD8332/AD8334

## Output Decoupling

When driving capacitive loads greater than about 10 pF , or long circuit connections on other boards, an output network of resistors and/or ferrite beads can be useful to ensure stability. These components can be incorporated into a Nyquist filter such as the one shown in Figure 81. In Figure 81, the resistor value is $84.5 \Omega$. The AD8332-EVAL incorporates $100 \Omega$ in parallel with a 120 nH bead. Lower value resistors are permissible for applications with nearby loads or with gains less than 40 dB . The exact values of these components can be selected empirically.

An antialiasing noise filter is typically used with an ADC. Filter requirements are application dependent.

When the ADC resides on a separate board, the majority of filter components should be placed nearby to suppress noise picked up between boards and to mitigate charge kickback from the ADC inputs. Any series resistance beyond that required for output stability should be placed on the ADC board. Figure 85 shows a second-order, low-pass filter with a bandwidth of 20 MHz . The capacitor is chosen in conjunction with the 10 pF input capacitance of the ADC.


Figure 85. 20 MHz Second-Order, Low-Pass Filter

## DRIVING ADCs

The output drive accommodates a wide range of ADCs. The noise floor requirements of the VGA depend on a number of application factors, including bit resolution, sampling rate, fullscale voltage, and the bandwidth of the noise/antialias filter. The output noise floor and gain range can be adjusted by selecting HI or LO gain mode.

The relative noise and distortion performance of the two gain modes can be compared in Figure 25 and Figure 31 through Figure 41 . The $48 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ noise floor of the LO gain mode is suited to converters with higher sampling rates or resolutions (such as 12 bits). Both gain modes can accommodate ADC fullscale voltages as high as 4 V p-p. Because distortion performance remains favorable for output voltages as high as 4 V p-p (see Figure 36), it is possible to lower the output-referred noise even further by using a resistive attenuator (or transformer) at the output. The circuit in Figure 86 has an output full-scale range of 2 V p-p, a gain range of -10.5 dB to +37.5 dB , and an output noise floor of $24 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$, making it suitable for some 14-bit ADC applications.


Figure 86. Adjusting the Noise Floor for 14-Bit ADCs

## OVERLOAD

These devices respond gracefully to large signals that overload its input stage and to normal signals that overload the VGA when the gain is set unexpectedly high. Each stage is designed for clean-limited overload waveforms and fast recovery when gain setting or input amplitude is reduced.

Signals larger than $\pm 275 \mathrm{mV}$ at the LNA input are clipped to 5 V p-p differential prior to the input of the VGA. Figure 48 shows the response to a 1 V p-p input burst. The symmetric overload waveform is important for applications, such as CW Doppler ultrasound, where the spectrum of the LNA outputs during overload is critical. The input stage is also designed to accommodate signals as high as $\pm 2.5 \mathrm{~V}$ without triggering the slow-settling ESD input protection diodes.

Both stages of the VGA are susceptible to overload. Postamp limiting is more common and results in the clean-limited output characteristics found in Figure 49. Recovery is fast in all cases. The graph in Figure 87 summarizes the combinations of input signal and gain that lead to the different types of overload.


Figure 87. Overload Gain and Signal Conditions
The previously mentioned clamp interface controls the maximum output swing of the postamp and its overload response. When the clamp feature is not used, the output level defaults to approximately 4.5 V p-p differential centered at 2.5 V common mode. When other common-mode levels are set through the VCM pin, the value of R $\mathrm{R}_{\text {сıмp }}$ should be selected for graceful overload. A value of $8.3 \mathrm{k} \Omega$ or less is recommended for 1.5 V or 3.5 V common-mode levels ( $7.2 \mathrm{k} \Omega$ for HI gain mode). This limits the output swing to just above 2 V p-p differential.

## OPTIONAL INPUT OVERLOAD PROTECTION

Applications in which high transients are applied to the LNA input can benefit from the use of clamp diodes. A pair of back-to-back Schottky diodes can reduce these transients to manageable levels. Figure 88 illustrates how such a diode-protection scheme can be connected.


Figure 88. Input Overload Clamping
When selecting overload protection, the important parameters are forward and reverse voltages and $\mathrm{t}_{\mathrm{rr}}$ (or $\tau_{\mathrm{rr}}$ ). The Infineon BAS40-04 series shown in Figure 88 has a $\tau_{\mathrm{rr}}$ of 100 ps and $\mathrm{V}_{\mathrm{F}}$ of 310 mV at 1 mA . Many variations of these specifications can be found in vendor catalogs.

## LAYOUT, GROUNDING, AND BYPASSING

Due to their excellent high frequency characteristics, these devices are sensitive to their PCB environment. Realizing expected performance requires attention to detail critical to good high speed board design.

A multilayer board with power and ground planes is recommended with blank areas in the signal layers filled with ground plane. Be certain that the power and ground pins provided for robust power distribution to the device are connected. Decouple the power supply pins with surface-mount capacitors as close as possible to each pin to minimize impedance paths to ground. Decouple the LNA power pins from the VGA supply using ferrite beads. Together with the capacitors, ferrite beads eliminate undesired high frequencies without reducing the headroom. Use a larger value capacitor for every 10 chips to 20 chips to decouple residual low frequency noise. To minimize voltage drops, use a 5 V regulator for the VGA array.

Several critical LNA areas require special care. The LON and LOP output traces must be as short as possible before connecting to the coupling capacitors connected to Pin VIN and Pin VIP. R $\mathrm{R}_{\mathrm{FB}}$ must be placed near the LON pin as well. Resistors must be placed as close as possible to the VGA output pins, VOL and VOH , to mitigate loading effects of connecting traces. Values are discussed in the Output Decoupling section.

Signal traces must be short and direct to avoid parasitic effects. Wherever there are complementary signals, symmetrical layout should be employed to maintain waveform balance. PCB traces should be kept adjacent when running differential signals over a long distance.

## MULTIPLE INPUT MATCHING

Matching of multiple sources with dissimilar impedances can be accomplished as shown in Figure 90. A relay and low supply voltage analog switch can be used to select between multiple sources and their associated feedback resistors. An ADG736 dual SPDT switch is shown in this example; however, multiple switches are also available and users are referred to the Analog Devices Selection Guide for switches and multiplexers.

## DISABLING THE LNA

Where accessible, connection of the LNA enable pin to ground powers down the LNA, resulting in a current reduction of about half. In this mode, the LNA input and output pins can be left unconnected; however, the power must be connected to all the supply pins for the disabling circuit to function. Figure 89 illustrates the connections using an AD8331 as an example.



Figure 90. Accommodating Multiple Sources

## ULTRASOUND TGC APPLICATION

The AD8332 ideally meets the requirements of medical and industrial ultrasound applications. The TGC amplifier is a key subsystem in such applications, because it provides the means for echolocation of reflected ultrasound energy.

Figure 91 through Figure 93 are schematics of a dual, fully differential system using the AD8332 and the AD9238, 12-bit high speed ADC with conversion speeds as high as 65 MSPS.

Using the EVAL-AD8332/AD9238 evaluation board and a high speed ADC FIFO evaluation kit connected to a laptop, an FFT can be performed on the AD8332. With the on-board clock of 20 MHz , minimal low-pass filtering, and both channels driven with a 1 MHz filtered sine wave, the THD is -75 dB , noise floor is -93 dB , and HD2 is -83 dB .

## HIGH DENSITY QUAD LAYOUT

The AD8334 is the ideal solution for applications with limited board space. Figure 94 represents four channels routed to and away from this very compact quad VGA. Note that none of the signal paths crosses and that all four channels are spaced apart to eliminate crosstalk.

In this example, all of the components shown are 0402 size; however, the same layout is executable at the expense of slightly more board area. The sketch also assumes that both sides of the printed circuit board are available for components, and that the bypass and power supply decoupling circuitry is located on the wiring side of the board.


Figure 91. Schematic, TGC, VGA Section Using an AD8332 and AD9238

## AD8331/AD8332/AD8334



Figure 92. Converter Schematic, TGC Using an AD8332 and AD9238


Figure 93. Interface Schematic, TGC Using an AD8332 and AD9238


Figure 94. Signal Path and Board Layout for AD8334

## OUTLINE DIMENSIONS



Figure 95. 28-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-28)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MO-220-VHHD-2
Figure 97. 32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
$5 \mathrm{~mm} \times 5 \mathrm{~mm}$ Body, Very Thin Quad
(CP-32-2)
Dimensions shown in millimeters

## AD8331/AD8332/AD8334


*COMPLIANT TO JEDEC STANDARDS MO-220-VMMD-4
EXCEPT FOR EXPOSED PAD DIMENSION
Figure 98. 64-Lead Lead Frame Chip Scale Package (LFCSP_VQ)
$9 \mathrm{~mm} \times 9 \mathrm{~mm}$ Body, Very Thin Quad
(CP-64-1)
Dimensions shown in millimeters

| Model | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: |
| AD8331ARQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Lead Shrink Small Outline Package (QSOP) | RQ-20 |
| AD8331ARQ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Lead Shrink Small Outline Package (QSOP) | RQ-20 |
| AD8331ARQ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Lead Shrink Small Outline Package (QSOP) | RQ-20 |
| AD8331ARQZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Lead Shrink Small Outline Package (QSOP) | RQ-20 |
| AD8331ARQZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Lead Shrink Small Outline Package (QSOP) | RQ-20 |
| AD8331ARQZ-R71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Lead Shrink Small Outline Package (QSOP) | RQ-20 |
| AD8331-EVAL |  | Evaluation Board with AD8331ARQ |  |
| AD8332ACP-R2 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32-Lead Lead Frame Chip Scale Package (LFCSP_VQ) | CP-32-2 |
| AD8332ACP-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32-Lead Lead Frame Chip Scale Package (LFCSP_VQ) | CP-32-2 |
| AD8332ACP-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32-Lead Lead Frame Chip Scale Package (LFCSP_VQ) | CP-32-2 |
| AD8332ACPZ-R71 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32-Lead Lead Frame Chip Scale Package (LFCSP_VQ) | CP-32-2 |
| AD8332ACPZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32-Lead Lead Frame Chip Scale Package (LFCSP_VQ) | CP-32-2 |
| AD8332ARU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package (TSSOP) | RU-28 |
| AD8332ARU-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package (TSSOP) | RU-28 |
| AD8332ARU-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package (TSSOP) | RU-28 |
| AD8332ARUZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package (TSSOP) | RU-28 |
| AD8332ARUZ-R7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package (TSSOP) | RU-28 |
| AD8332ARUZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package (TSSOP) | RU-28 |
| AD8332-EVAL |  | Evaluation Board with AD8332ARU |  |
| EVAL-AD8332/AD9238 |  | Evaluation Board with AD8332ARU and AD9238 ADC |  |
| AD8334ACPZ-WP ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 64-Lead Lead Frame Chip Scale Package (LFCSP_VQ) | CP-64-1 |
| AD8334ACPZ-REEL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 64-Lead Lead Frame Chip Scale Package (LFCSP_VQ) | CP-64-1 |
| AD8334ACPZ-REEL7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 64-Lead Lead Frame Chip Scale Package (LFCSP_VQ) | CP-64-1 |
| AD8334-EVAL |  | Evaluation Board with AD8334ACP |  |

[^1]
[^0]:    ${ }^{1}$ All dBm values are referred to $50 \Omega$.
    ${ }^{2}$ The absolute gain refers to the theoretical gain expression in Equation 1.
    ${ }^{3}$ Best-fit to linear-in-dB curve.
    ${ }^{4}$ The current is limited to $\pm 1 \mathrm{~mA}$ typical.

[^1]:    ${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.

