

16 V Rail-to-Rail Operational Amplifiers

AD8565/AD8566/AD8567

FEATURES

Single-supply operation: 4.5 V to 16 V Input capability beyond the rails

Rail-to-rail output swing

Continuous output current: 35 mA
Peak output current: 250 mA

Offset voltage: 10 mV Slew rate: 6 V/µs

Unity gain stable with large capacitive loads

Supply current: 700 μA per amplifier

APPLICATIONS

LCD reference drivers
Portable electronics
Communications equipment

GENERAL DESCRIPTION

The AD8565, AD8566, and AD8567 are low cost, single-supply, rail-to-rail input and output operational amplifiers optimized for LCD monitor applications. They are built on an advanced high voltage CBCMOS process. The AD8565 contains a single amplifier, the AD8566 has two amplifiers, and the AD8567 has four amplifiers.

These LCD op amps have high slew rates, 35 mA continuous output drive, 250 mA peak output drive, and a high capacitive load drive capability. They have a wide supply range and offset voltages below 10 mV. The AD8565, AD8566, and AD8567 are ideal for LCD grayscale reference buffer and V_{COM} applications.

The AD8565, AD8566, and AD8567 are specified over the -40°C to +85°C temperature range. The AD8565 single is available in a 5-lead SC70 package. The AD8566 dual is available in an 8-lead MSOP package. The AD8567 quad is available in a 14-lead TSSOP package and a 16-lead LFCSP package.

PIN CONFIGURATIONS




Figure 1. 5-Lead SC70 Pin Configuration




Figure 2. 8-Lead MSOP Pin Configuration




Figure 3. 14-Lead TSSOP Pin Configuration




Figure 4. 16-Lead LFCSP Pin Configuration

TABLE OF CONTENTS

7/01—Revision 0: Initial Version

Features
Applications1
General Description
Pin Configurations
Revision History
Specifications
Electrical Characteristics
Absolute Maximum Ratings4
ESD Caution
Typical Performance Characteristics
Theory of Operation9
REVISION HISTORY
2/06—Rev C to Rev. D
2/06—Rev C to Rev. D
2/06—Rev C to Rev. D Updated FormatUniversal
2/06—Rev C to Rev. D Updated FormatUniversal Changes to Figure 6 and Figure 85
2/06—Rev C to Rev. D Updated Format Universal Changes to Figure 6 and Figure 8 5 Added the Thermal Pad—AD8567 Section 10 Changes to Ordering Guide 13 3/04—Rev B to Rev. C
2/06—Rev C to Rev. D Updated Format Universal Changes to Figure 6 and Figure 8 5 Added the Thermal Pad—AD8567 Section 10 Changes to Ordering Guide 13
2/06—Rev C to Rev. D Updated Format Universal Changes to Figure 6 and Figure 8 5 Added the Thermal Pad—AD8567 Section 10 Changes to Ordering Guide 13 3/04—Rev B to Rev. C
2/06—Rev C to Rev. D Updated Format Universal Changes to Figure 6 and Figure 8 5 Added the Thermal Pad—AD8567 Section 10 Changes to Ordering Guide 13 3/04—Rev B to Rev. C 2 Changes to Specifications 2
2/06—Rev C to Rev. D Updated Format Universal Changes to Figure 6 and Figure 8 5 Added the Thermal Pad—AD8567 Section 10 Changes to Ordering Guide 13 3/04—Rev B to Rev. C Changes to Specifications 2 Changes to TPC 4 4
2/06—Rev C to Rev. D Updated Format Universal Changes to Figure 6 and Figure 8 5 Added the Thermal Pad—AD8567 Section 10 Changes to Ordering Guide 13 3/04—Rev B to Rev. C 2 Changes to Specifications 2 Changes to TPC 4 4 Changes to TPC 10 5
2/06—Rev C to Rev. D Updated Format Universal Changes to Figure 6 and Figure 8 5 Added the Thermal Pad—AD8567 Section 10 Changes to Ordering Guide 13 3/04—Rev B to Rev. C 2 Changes to Specifications 2 Changes to TPC 4 4 Changes to TPC 10 5 Changes to TPC 14 6 Changes to TPC 20 7 12/03—Rev. A to Rev. B
2/06—Rev C to Rev. D Updated Format Universal Changes to Figure 6 and Figure 8 5 Added the Thermal Pad—AD8567 Section 10 Changes to Ordering Guide 13 3/04—Rev B to Rev. C 2 Changes to Specifications 2 Changes to TPC 4 4 Changes to TPC 10 5 Changes to TPC 14 6 Changes to TPC 20 7
2/06—Rev C to Rev. D Updated Format Universal Changes to Figure 6 and Figure 8 5 Added the Thermal Pad—AD8567 Section 10 Changes to Ordering Guide 13 3/04—Rev B to Rev. C 2 Changes to Specifications 2 Changes to TPC 4 4 Changes to TPC 10 5 Changes to TPC 14 6 Changes to TPC 20 7 12/03—Rev. A to Rev. B
2/06—Rev C to Rev. D Updated Format Universal Changes to Figure 6 and Figure 8 5 Added the Thermal Pad—AD8567 Section 10 Changes to Ordering Guide 13 3/04—Rev B to Rev. C 2 Changes to Specifications 2 Changes to TPC 4 4 Changes to TPC 10 5 Changes to TPC 20 7 12/03—Rev. A to Rev. B Updated Ordering Guide 3
2/06—Rev C to Rev. D Updated Format Universal Changes to Figure 6 and Figure 8 5 Added the Thermal Pad—AD8567 Section 10 Changes to Ordering Guide 13 3/04—Rev B to Rev. C 2 Changes to Specifications 2 Changes to TPC 4 4 Changes to TPC 10 5 Changes to TPC 20 7 12/03—Rev. A to Rev. B Updated Ordering Guide 3 Updated Outline Dimensions 11

I	nput Overvoltage Protection	9
(Output Phase Reversal 1	0
F	Power Dissipation	0
7	Гhermal Pad—AD85671	0
7	Total Harmonic Distortion + Noise (THD+N) 1	1
S	Short-Circuit Output Conditions 1	1
Ι	LCD Panel Applications 1	1
Ou	tline Dimensions	2
(Ordering Guide 1	3

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

4.5 V \leq Vs \leq 16 V, Vcm = Vs/2, Ta = 25°C, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos			2	10	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		5		μV/°C
Input Bias Current	I _B			80	600	nA
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$			800	nA
Input Offset Current	los			1	80	nA
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$			130	nA
Input Voltage Range		Common-mode input	-0.5		$V_{\text{S}} + 0.5$	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0 \text{ to } V_{S}, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	54	95		dB
Large Signal Voltage Gain	AVO	$R_L = 10 \text{ k}\Omega$, $V_O = 0.5 \text{ V to } (V_S - 0.5 \text{ V})$	3	10		V/mV
Input Impedance	Z _{IN}			400		kΩ
Input Capacitance	Cin			1		pF
OUTPUT CHARACTERISTICS						
Output Voltage High	V _{OH}	$I_L = 100 \mu\text{A}$		$V_{\text{S}} - 0.005$		V
		$V_S = 16 \text{ V}, I_L = 5 \text{ mA}$	15.85	15.95		V
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	15.75			V
		$V_S = 4.5 \text{ V}, I_L = 5 \text{ mA}$	4.2	4.38		V
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	4.1			V
Output Voltage Low	V _{OL}	$I_L = 100 \mu A$		5		mV
		$V_S = 16 \text{ V}, I_L = 5 \text{ mA}$		42	150	mV
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$			250	mV
		$V_S = 4.5 \text{ V, } I_L = 5 \text{ mA}$		95	300	mV
		$-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$			400	mV
Continuous Output Current	Іоит			35		mA
Peak Output Current	I _{PK}	$V_S = 16 V$		250		mA
POWER SUPPLY						
Supply Voltage	Vs		4.5		16	V
Power Supply Rejection Ratio	PSRR	$V_S = 4 \text{ V to } 17 \text{ V}, -40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$	70	90		dB
Supply Current/Amplifier	I _{SY}	$V_O = V_S/2$, no load		700	850	μΑ
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$			1	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 10 \text{ k}\Omega$, $C_L = 200 \text{ pF}$	4	6		V/µs
Gain Bandwidth Product	GBP	$R_L = 10 \text{ k}\Omega, C_L = 10 \text{ pF}$		5		MHz
Phase Margin	Øo	$R_L = 10 \text{ k}\Omega, C_L = 10 \text{ pF}$		65		Degrees
Channel Separation		,		75		dB
NOISE PERFORMANCE						
Voltage Noise Density	e _n	f = 1 kHz		26		nV/√Hz
3,	e _n	f = 10 kHz		25		nV/√Hz
Current Noise Density	in	f = 10 kHz		0.8		pA/√Hz

Pov D | Page 3 of 16

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Ratings
Supply Voltage (V _s)	18 V
Input Voltage	$-0.5 \text{ V to V}_{\text{S}} + 0.5 \text{ V}$
Differential Input Voltage	Vs
Storage Temperature Range	−65°C to +150°C
Operating Temperature Range	−40°C to +85°C
Junction Temperature Range	−65°C to +150°C
Lead Temperature (Soldering, 60 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3.

Package Type	θ_{JA}^{1}	Ө лс	Unit
5-Lead SC70 (KS-5)	376	126	°C/W
8-Lead MSOP (RM-8)	210	45	°C/W
14-Lead TSSOP (RU-14)	180	35	°C/W
16-Lead LFCSP (CP-16-4)	38 ²	30 ²	°C/W

 $^{^1}$ θ_{JA} is specified for worst-case conditions, that is, θ_{JA} is specified for a device soldered onto a circuit board for surface-mount packages.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



² DAP is soldered down to PCB.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Input Offset Voltage vs. Temperature




Figure 6. Current Noise Density vs. Frequency




Figure 7. Small Signal Transient Response




Figure 8. Voltage Noise Density vs. Frequency




Figure 9. Supply Current/Amplifier vs. Supply Voltage




Figure 10. Supply Current/Amplifier vs. Temperature

Pov D | Page 5 of 16




Figure 11. Small Signal Overshoot vs. Load Capacitance




Figure 12. Closed-Loop Output Swing vs. Frequency




Figure 13. Closed-Loop Gain vs. Frequency




Figure 14. Open-Loop Gain and Phase Shift vs. Frequency




Figure 15. Output Voltage to Supply Rail vs. Load Current




Figure 16. Output Voltage Swing to Rail vs. Temperature

Pov D | Page 6 of 16




Figure 17. Output Voltage Swing to Rail vs. Temperature




Figure 18. Closed-Loop Output Impedance vs. Frequency




Figure 19. Common-Mode Rejection Ratio (CMRR) vs. Frequency




Figure 20. Power Supply Rejection Ratio vs. Frequency




Figure 21. No Phase Reversal




Figure 22. Input Offset Voltage Distribution




Figure 23. Input Offset Current vs. Temperature




Figure 24. Input Bias Current vs. Temperature




Figure 25. Channel A vs. Channel B Crosstalk




Figure 26. Frequency vs. Common-Mode Voltage ($V_S = 16 \text{ V}$)




Figure 27. Frequency vs. Common-Mode Voltage ($V_S = 5 V$)

THEORY OF OPERATION

The AD856x family is designed to drive large capacitive loads in LCD applications. It has high output current drive, rail-to-rail input/output operation, and is powered from a single 16 V supply. It is also intended for other applications where low distortion and high output current drive are needed.

Figure 28 illustrates a simplified equivalent circuit for the AD856x. The rail-to-rail bipolar input stage is composed of two PNP differential pairs, Q4 to Q5 and Q10 to Q11, operating in series with diode protection networks, D1 to D2. Diode network D1 to D2 serves as protection against large transients for Q4 to Q5 to accommodate rail-to-rail input swing. D5 to D6 protect Q10 to Q11 against Zenering. In normal operation, Q10 to Q11 are off and their input stage is buffered from the operational amplifier inputs by Q6 to D3 and Q8 to D4. Operation of the input stage is best understood as a function of applied common-mode voltage: when the inputs of the AD856x are biased midway between the supplies, the differential signal path gain is controlled by resistive loads (via R9, R10) Q4 to Q5. As the input common-mode level is reduced toward the negative supply (V_{NEG} or GND), the input transistor current sources, I1 and I2, are forced into saturation, thereby forcing the Q6 to D3 and Q8 to D4 networks into cutoff. However, Q4 to Q5 remain active, providing input stage gain. Inversely, when commonmode input voltage is increased toward the positive supply, Q4 to Q5 are driven into cutoff, Q3 is driven into saturation, and Q4 becomes active, providing bias to the Q10 to Q11 differential pair. The point at which Q10 to Q11 differential pair becomes active is approximately equal to $(V_{POS} - 1 V)$.




Figure 28. AD856x Equivalent Input Circuit

The benefit of this type of input stage is low bias current. The input bias current is the sum of base currents of Q4 to Q5 and Q6 to Q8 over the range from ($V_{\text{NEG}}+1$ V) to ($V_{\text{POS}}-1$ V). Outside of this range, input bias current is dominated by the sum of base currents of Q10 to Q11 for input signals close to V_{NEG} and of Q6 to Q8 (Q10 to Q11) for signals close to V_{POS} . From this type of design, the input bias current of AD856x not only exhibits different amplitude but also exhibits different polarities. Figure 29 provides the characteristics of the input bias current vs. the common-mode voltage. It is important to keep in mind that the source impedances driving the AD856x inputs are balanced for optimum dc and ac performance.




Figure 29. AD856x Input Bias Current vs. Common-Mode Voltage

To achieve rail-to-rail output performance, the AD856x design uses a complementary common-source (or gmRL) output. This configuration allows output voltages to approach the power supply rails, particularly if the output transistors are allowed to enter the triode region on extremes of signal swing, which are limited by $V_{\rm GS}$, the transistor sizes, and output load current. In addition, this type of output stage exhibits voltage gain in an open-loop gain configuration. The amount of gain depends on the total load resistance at the output of the AD856x.

INPUT OVERVOLTAGE PROTECTION

As with any semiconductor device, whenever the input exceeds either supply voltages, attention needs to be paid to the input overvoltage characteristics. As an overvoltage occurs, the amplifier could be damaged, depending on the voltage level and the magnitude of the fault current. When the input voltage exceeds either supply by more than 0.6 V, internal pn junctions allow current to flow from the input to the supplies.

This input current is not inherently damaging to the device as long as it is limited to 5 mA or less. If a condition exists using the AD856x where the input exceeds the supply more than 0.6 V, an external series resistor should be added. The size of the resistor can be calculated by using the maximum overvoltage divided by 5 mA. This resistance should be placed in series with either input exposed to an overvoltage.

OUTPUT PHASE REVERSAL

The AD856x family is immune to phase reversal. Although the device's output does not change phase, large currents due to input overvoltage could damage the device. In applications where the possibility of an input voltage exceeding the supply voltage exists, overvoltage protection should be used as described in the Input Overvoltage Protection section.

POWER DISSIPATION

The maximum allowable internal junction temperature of 150°C limits the AD856x family's maximum power dissipation of AD856x devices. As the ambient temperature increases, the maximum power dissipated by AD856x devices must decrease linearly to maintain the maximum junction temperature. If this maximum junction temperature is exceeded momentarily, the device still operates properly once the junction temperature is reduced below 150°C. If the maximum junction temperature is exceeded for an extended period, overheating could lead to permanent damage of the device.

The maximum safe junction temperature, T_{JMAX} , is 150°C. Using the following formula, the maximum power that an AD856x device can safely dissipate as a function of temperature can be obtained:

$$P_{DISS} = T_{IMAX} - T_A/\theta_{IA}$$

where:

 P_{DISS} is the AD856x power dissipation.

 T_{IMAX} is the AD856x maximum allowable junction temperature (150°C).

 T_A is the ambient temperature of the circuit.

 θ_{IA} is the AD856x package thermal resistance, junction-to-ambient.

The power dissipated by the device can be calculated as

$$P_{DISS} = (V_S - V_{OUT}) \times I_{LOAD}$$

where:

 V_S is the supply voltage.

 V_{OUT} is the output voltage.

 I_{LOAD} is the output load current.

Figure 30 shows the maximum power dissipation vs. temperature. To achieve proper operation, use the previous equation to calculate P_{DISS} for a specific package at any given temperature or use Figure 30.




Figure 30. Maximum Power Dissipation vs. Temperature for 5-Lead SC70, 8-Lead MSOP, and 14-Lead TSSOP/SOIC Packages

THERMAL PAD—AD8567

The AD8567 LFCSP comes with a thermal pad that is attached to the substrate. This substrate is connected to $V_{\rm DD}$. To be electrically safe, the thermal pad should be soldered to an area on the board that is electrically isolated or connected to $V_{\rm DD}$. Attaching the thermal pad to ground adversely affects the performance of the part.

Soldering down this thermal pad dramatically improves the heat dissipation of the package. It is necessary to attach vias that connect the soldered thermal pad to another layer on the board. This provides an avenue to dissipate the heat away from the part. Without vias, the heat is isolated directly under the part.

TOTAL HARMONIC DISTORTION + NOISE (THD+N)

The AD856x family features low total harmonic distortion. Figure 31 shows THD+N vs. frequency. The THD+N for the AD856x over the entire supply range is below 0.008%. When the device is powered from a 16 V supply, the THD+N stays below 0.003%. Figure 31 shows the AD8566 in a unity noninverting configuration.




Figure 31. THD+N vs. Frequency

SHORT-CIRCUIT OUTPUT CONDITIONS

The AD856x family does not have internal short-circuit protection circuitry. As a precautionary measure, it is recommended not to short the output directly to the positive power supply or to ground.

It is not recommended to operate the AD856x with more than 35 mA of continuous output current. The output current can be limited by placing a series resistor at the output of the amplifier whose value can be derived using

$$R_X \ge \frac{V_S}{35 \,\mathrm{mA}}$$

For a 5 V single-supply operation, R_{X} should have a minimum value of 143 Ω .

LCD PANEL APPLICATIONS

The AD856x amplifier is designed for LCD panel applications or applications where large capacitive load drive is required. It can instantaneously source/sink greater than 250 mA of current. At unity gain, it can drive 1 μF without compensation. This makes the AD856x ideal for LCD $V_{\rm COM}$ driver applications.

To evaluate the performance of the AD856x family, a test circuit was developed to simulate the V_{COM} driver application for an LCD panel.

Figure 32 shows the test circuit. Series capacitors and resistors connected to the output of the op amp represent the load of the LCD panel. The 300 Ω and 3 k Ω feedback resistors are used to improve settling time. This test circuit simulates the worst-case scenario for a V_{COM} . It drives a represented load that is connected to a signal switched symmetrically around V_{COM} . Figure 33 shows a scope photo of the instantaneous output peak current capability of the AD856x family.




Figure 32. V_{COM} Test Circuit with Supply Voltage at 16 V






Figure 33. Scope Photo of the V_{COM} Instantaneous Peak Current

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 34. 8-Lead Micro Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-203-AA

Figure 35. 5-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-5) Dimensions shown in millimeters





Figure 36. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-VGGC

Figure 37. 16-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 4 mm × 4 mm Body, Very Thin Quad (CP-16-4) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8565AKS-R2	-40°C to +85°C	5-Lead Thin Shrink Small Outline Transistor Package (SC70)	KS-5	ASA
AD8565AKS-REEL7	-40°C to +85°C	5-Lead Thin Shrink Small Outline Transistor Package (SC70)	KS-5	ASA
AD8565AKSZ-REEL7 ¹	-40°C to +85°C	5-Lead Thin Shrink Small Outline Transistor Package (SC70)	KS-5	AON
AD8566ARM-R2	-40°C to +85°C	8-Lead Micro Small Outline Package (MSOP)	RM-8	ATA
AD8566ARM-REEL	-40°C to +85°C	8-Lead Micro Small Outline Package (MSOP)	RM-8	ATA
AD8566ARMZ-R2 ¹	-40°C to +85°C	8-Lead Micro Small Outline Package (MSOP)	RM-8	ATA#
AD8566ARMZ-REEL ¹	-40°C to +85°C	8-Lead Micro Small Outline Package (MSOP)	RM-8	ATA#
AD8567ARU	-40°C to +85°C	14-Lead Thin Shrink Small Outline Package (TSSOP)	RU-14	
AD8567ARU-REEL	-40°C to +85°C	14-Lead Thin Shrink Small Outline Package (TSSOP)	RU-14	
AD8567ARUZ ¹	-40°C to +85°C	14-Lead Thin Shrink Small Outline Package (TSSOP)	RU-14	
AD8567ARUZ-REEL ¹	-40°C to +85°C	14-Lead Thin Shrink Small Outline Package (TSSOP)	RU-14	
AD8567ACP-R2	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-4	
AD8567ACP-REEL	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-4	
AD8567ACP-REEL7	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-4	
AD8567ACPZ-R2 ¹	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-4	
AD8567ACPZ-REEL ¹	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-4	
AD8567ACPZ-REEL71	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-4	

¹ Z = Pb-free part, # denotes lead-free product may be top or bottom marked.

Pov. D | Pago 13 of 16

NOTES

NOTES

Δ	מח	25	65	/Δ	מח	56	£.	/ΔΙ	በደ	567
м	1)(1.1		ΙН	IJ0			м	JO	. 1111 /

NOTES

