



AsahiKASEI
ASAHI KASEI EMD

= Preliminary =

AK5388


120dB 24-bit 192kHz 4-Channel ADC

GENERAL DESCRIPTION

The AK5388 is a 24bit, 216kHz sampling 4-channel A/D converter for high-end audio systems. The modulator in the AK5388 uses AKM's Enhanced Dual Bit architecture, enabling the AK5388 realizes to realize high accuracy and low cost. The AK5388 achieves 120dB dynamic range and -105dB THD+N, and an optional mono mode extends dynamic range to 121dB. The AK5388's digital filter features a modified FIR architecture that minimizes group delay while maintaining excellent linear phase response. So the device is suitable for professional audio applications including recording, sound reinforcement, effects processing, sound cards, and high-end A/V receivers. The AK5388 is available in 44pin LQFP package.

FEATURES

- Sampling Rate: 8kHz ~ 216kHz
- Full Differential Inputs
- S/(N+D): 105dB
- DR, S/N: 120dB(Mono Mode: 123dB)
- Short Delay Digital Filter (GD=12.6/fs)
 - Passband: 0~21.648kHz (@fs=48kHz)
 - Ripple: 0.01dB
 - Stopband: 80dB
- Digital HPF
- Power Supply: 4.75 ~ 5.25V(Analog), 3.0 ~ 3.6V(Digital)
- Output format: 24bit MSB justified, I²S or TDM
- Cascade TDM I/F: 8ch/48kHz, 4ch/96kHz, 4ch/192kHz
- Master & Slave Mode
- Overflow Flag
- Power Dissipation: TBD mW (@fs=48kHz)
- Package: 44pin LQFP






■ Ordering Guide

AK5388EQ
AKD5388

-10 ~ +70°C
Evaluation Board for AK5388

44pin LQFP (0.8mm pitch)

■ Pin Layout



PIN / FUNCTION

No.	Pin Name	I/O	Function
1	LIN1+	I	ADC1 Lch Positive Analog Input Pin
2	LIN1-	I	ADC1 Lch Negative Analog Input Pin
3	VSS1	-	Ground Pin
4	AVDD1	-	Analog Power Supply Pin, 4.75 ~ 5.25V
5	TEST1	I	Test Pin (Connected to VSS)
6	VSS2		Ground pin
7	CKS0	I	Clock Mode Select #0 Pin
8	CKS1	I	Clock Mode Select #1 Pin
9	CKS2	I	Clock Mode Select #2 Pin
10	PDN	I	Power-Down Mode Pin When "L", the circuit is in power-down mode. The AK5388 should always be reset upon power-up.
11	M/SN	I	Master/Slave mode Select Pin "L": Slave mode, "H": Master mode
12	MCLK	I	Master Clock Input Pin
13	BICK	I/O	Audio Serial Data Clock Pin "L" Output in Master Mode at Power-down mode.
14	LRCK	I/O	Output Channel Clock Pin "L" Output in Master Mode at Power-down mode.
15	DVDD	-	Digital Power Supply Pin, 3.0 ~ 3.6V
16	VSS3	-	Ground Pin
17	SDTO1	O	ADC1 Audio Serial Data Output Pin "L" Output at Power-down mode.
18	SDTO2	O	ADC2 Audio Serial Data Output Pin "L" Output at Power-down mode.
19	OVF	O	Analog Input Overflow Detect Pin This pin goes to "H" if any analog inputs overflows. "L" Output at Power-down mode.
20	TDMIN	I	TDM Data Input Pin
21	TDM0	I	TDM I/F Format Enable Pin "L" : Normal Mode, "H" : TDM Mode
22	TDM1	I	TDM I/F BICK Frequency Select Pin "L" : Normal Mode, "H" : TDM Mode
23	DIF	I	Audio Interface Format Pin "L": 24BitMSB justified, "H": 24Bit ² S Compatible
24	MONO	I	Stereo/Mono mode Select Pin "L": Stereo mode, "H": Mono mode
25	HPFE	I	HPF Enable Pin "L": Disable, "H" Enable
26	DVDD	-	Digital Power Supply Pin, 3.0 ~ 3.6V
27	VSS4	-	Ground Pin
28	VSS5		Ground pin

No.	Pin Name	I/O	Function
29	TEST2	I	Test Pin (Connected to VSS)
30	AVDD2	-	Analog Power Supply Pin, 4.75 ~ 5.25V
31	VSS6	-	Ground Pin
32	RIN2-	I	ADC2 Rch Negative Analog Input Pin
33	RIN2+	I	ADC2 Rch Positive Analog Input Pin
34	VREFP2	I	ADC2 High Level Voltage Reference Input Pin
35	VREFL2	I	ADC2 Low Level Voltage Reference Input Pin
36	VCOM2	O	Common Voltage Output Pin, (AVDD2)/2 Normally connected to AVSS2 with a 0.1 μ F ceramic capacitor in parallel with an electrolytic capacitor less than 2.2 μ F.
37	LIN2+	I	ADC2 Lch Positive Analog Input Pin
38	LIN2-	I	ADC2 Lch Negative Analog Input Pin
39	TEST3	I	Test Pin (Connected to VSS)
40	RIN1-	I	ADC1 Rch Negative Analog Input Pin
41	RIN1+	I	ADC1 Rch Positive Analog Input Pin
42	VCOM1	O	Common Voltage Output Pin, (AVDD1)/2 Normally connected to AVSS1 with a 0.1 μ F ceramic capacitor in parallel with an electrolytic capacitor less than 2.2 μ F.
43	VREFL1	I	ADC1 Low Level Voltage Reference Input Pin
44	VREFP1	I	ADC1 High Level Voltage Reference Input Pin

Note: All digital input pins should not be left floating.

■ Handling of Unused Pin

The unused I/O pins should be processed appropriately as below.

Classification	Pin Name	Setting
Analog	LIN+, LIN-	These pins should be connected to AVSS.
	RIN+, RIN-	These pins should be connected to AVSS.
	VREFLP1/2, VREFL1/2	These pins should be connected to AVDD.
Digital	OVF	This pin should be open.
	TEST1/2/3	This pin should be connected to DVSS.

ABSOLUTE MAXIMUM RATINGS

(VSS1-6=0V; Note 1)

Parameter		Symbol	min	max	Units
Power Supplies:	Analog	AVDD1/2	-0.3	6.0	V
	Digital	DVDD1	-0.3	6.0	V
	Digital Output Buffer	DVDD2	-0.3	6.0	V
Input Current, Any Pin Except Supplies		IIN	-	±10	mA
Analog Input Voltage (Note 2)		VINA	-0.3	AVDD+0.3	V
Digital Input Voltage (Note 3)		VIND	-0.3	DVDD+0.3	V
Ambient Temperature (power applied)		Ta	-10	70	°C
Storage Temperature		Tstg	-65	150	°C

Note 1. All voltages with respect to ground.

Note 2. VREFP1, VREFP2, VREFL1, VREFL2, AINL1/2+, AINL1/2-, AINR1/2+ and AINR1/2- pins

Note 3. PDN, CKS0, CKS1, CKS2, TDMIN, MCLK, BICK, LRCK, DIF, TDM0, TDM1, HPFE, MONO and TST1/2/3 pins

WARNING: Operation at or beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.

RECOMMENDED OPERATING CONDITIONS

(VSS1-6=0V; Note 1)

Parameter		Symbol	min	typ	max	Units
Power Supplies: (Note 4)	Analog	AVDD1/2	4.75	5.0	5.25	V
	Digital	DVDD	3.0	3.3	3.6	V
Voltage Reference (Note 7)	“H” voltage Reference (Note 5)	VREFP1/2	AVDD-0.5	-	AVDD	V
	“L” voltage reference (Note 6)	VREFL1/2	VSS	-	-	V
	(VREFP1/2) – (VREFL1/2)	Δ VREF	AVDD-0.5	-	AVDD	V

Note 1. All voltages with respect to ground.

Note 4. The power up sequence between AVDD and DVDD is not critical.

Note 5. VREFP1 pin, VREFP2 pin

Note 6. VREFL1 pin, VREFL2 pin

Note 7. VREFL– and VREFR– pins should be connected to AVSS pin.

Analog input voltage scales with voltage of {(VREFP) – (VREFL)}.

V_{in} (typ, @ 0dB) = $\pm 2.9 \times \{(VREF+) - (VREF-)\} / 5$ [V].

WARNING: AKEMD assumes no responsibility for the usage beyond the conditions in this datasheet.

ANALOG CHARACTERISTICS

(Ta = 25°C; AVDD1/2=5.0V; DVDD1/2=3.3V; VSS1-6=0V; VREFP1=VREFP2=AVDD, VREFL1 = VREFL2 = VSS; fs=48kHz, 96kHz, 192kHz; BICK=64fs; Signal Frequency=1kHz; 24bit Data; Measurement frequency=10Hz ~ 20kHz at fs = 48kHz, 40Hz ~ 40kHz at fs = 96kHz, 40Hz ~ 40kHz at fs = 192kHz; unless otherwise specified)

Parameter		min	typ	max	Units	
Analog Input Characteristics:						
Resolution		-	-	24	Bits	
Input Voltage (Note 8)		±2.7	±2.9	±3.1	Vpp	
S/(N+D)	fs=48kHz BW=20kHz	-1dBFS	TBD	105	-	dB
		-20dBFS	-	95	-	dB
		-60dBFS	-	55	-	dB
	fs=96kHz BW=40kHz	-1dBFS	TBD	102	-	dB
		-20dBFS	-	90	-	dB
		-60dBFS	-	50	-	dB
	fs=192kHz BW=40kHz	-1dBFS	-	102	-	dB
		-20dBFS	-	90	-	dB
		-60dBFS	-	50	-	dB
Dynamic Range (-60dBFS with A-weighted)		Stereo Mode	TBD	120	-	dB
		Mono Mode	-	123	-	dB
S/N (A-weighted)		Stereo Mode	TBD	120	-	dB
		Mono Mode	-	123	-	dB
Input Resistance			TBD	4.7		kΩ
Interchannel Isolation			TBD	120		dB
Interchannel Gain Mismatch				0.1	TBD	dB
Power Supply Rejection (Note 9)				50	-	dB
Power Supplies						
Power Supply Current						
Normal Operation (PDN pin = "H")						
AVDD1/2				88	TBD	mA
DVDD (fs=48kHz)				13	TBD	mA
DVDD (fs=96kHz)				23	TBD	mA
DVDD (fs=192kHz)				20	TBD	mA
Power down mode (PDN pin = "L") (Note 10)						
AVDD+DVDD				10	TBD	μA

Note 8. This value is (LIN+)-(LIN-) and (RIN+)-(RIN-). Input voltage is proportional to VREF voltage.
 $V_{in} = 0.58 \times VREF1/2 (V_{pp})$.

Note 9. PSR is applied to AVDD1/2 and DVDD with 1kHz, 20mVpp. The VREFP1 and VREFP2 pins held a constant voltage.

Note 10. All digital input pins are held DVDD or VSS3/4.

FILTER CHARACTERISTICS (fs=48kHz)

(Ta=25°C; AVDD1/2=4.75 ~ 5.25V; DVDD=3.0 ~ 3.6V; DFS1 = "L", DFS0 = "L")

Parameter	Symbol	min	typ	max	Units
ADC Digital Filter (Decimation LPF):					
Passband (Note 11)	-0.01dB	PB	0	21.6	kHz
	-0.1dB		-	22.0	kHz
	-3.0dB		-	23.8	kHz
	-6.0dB		-	24.4	kHz
Stopband	SB	27.9			kHz
Passband Ripple	PR			±0.01	dB
Stopband Attenuation	SA	80			dB
Group Delay (Note 12)	GD		12.6		1/fs
Group Delay Distortion	ΔGD		±0.01		μs
ADC Digital Filter (HPF):					
Frequency Response (Note 11)	-3dB	FR		1.0	Hz
	-0.1dB			6.5	Hz

FILTER CHARACTERISTICS (fs=96kHz)

(Ta=25°C; AVDD1/2=4.75 ~ 5.25V; DVDD=3.0 ~ 3.6V; DFS1 = "L", DFS0 = "H")

Parameter	Symbol	min	typ	max	Units
ADC Digital Filter (Decimation LPF):					
Passband (Note 11)	-0.01dB	PB	0	43.3	kHz
	-0.1dB		-	44.2	kHz
	-3.0dB		-	47.6	kHz
	-6.0dB		-	48.9	kHz
Stopband	SB	55.9			kHz
Passband Ripple	PR			±0.01	dB
Stopband Attenuation	SA	80			dB
Group Delay (Note 12)	GD		12.6		1/fs
Group Delay Distortion	ΔGD		±0.013		μs
ADC Digital Filter (HPF):					
Frequency Response (Note 11)	-3dB	FR		1.0	Hz
	-0.1dB			6.5	Hz

Note 11. The passband and stopband frequencies scale with fs. The reference frequency of these responses is 1kHz.

Note 12. The calculated delay time induced by digital filtering. This time is from the input of an analog signal to the setting of 24bit data both channels to the ADC output register for ADC.

FILTER CHARACTERISTICS (fs=192kHz)

(Ta=25°C; AVDD1/2=4.75 ~ 5.25V; DVDD=3.0 ~ 3.6V; DFS1 = "H", DFS0 = "L")

Parameter	Symbol	min	typ	max	Units
ADC Digital Filter (Decimation LPF):					
Passband (Note 11)	-0.01dB	PB	-	-	kHz
	-0.1dB		-	83.4	kHz
	-3.0dB		-	99.9	kHz
	-6.0dB		-	106.5	kHz
Stopband	SB	141.1			kHz
Passband Ripple	PR			±0.08	dB
Stopband Attenuation	SA	80			dB
Group Delay (Note 12)	GD		9.8		1/fs
Group Delay Distortion	ΔGD		0		μs
ADC Digital Filter (HPF):					
Frequency Response (Note 11)	-3dB	FR		1.0	Hz
	-0.1dB			6.5	Hz

Note 12. The passband and stopband frequencies scale with fs. The reference frequency of these responses is 1kHz.

Note 13. The calculated delay time induced by digital filtering. This time is from the input of an analog signal to the setting of 24bit data both channels to the ADC output register for ADC.

DC CHARACTERISTICS

(Ta=25°C; AVDD1/2=4.75 ~ 5.25V; DVDD=3.0 ~ 3.6V)

Parameter	Symbol	min	typ	Max	Units
High-Level Input Voltage	VIH	70% DVDD	-	-	V
Low-Level Input Voltage	VIL	-	-	30% DVDD	V
High-Level Output Voltage (Iout=-400μA)	VOH	DVDD-0.4	-	-	V
Low-Level Output Voltage (Iout=400μA)	VOL	-	-	0.4	V
Input Leakage Current	Iin	-	-	±10	μA

SWITCHING CHARACTERISTICS

(Ta=25°C; AVDD1/2=4.75 ~ 5.25V; DVDD=3.0 ~ 3.6V; CL=20pF)

Parameter	Symbol	min	typ	max	Units	
Master Clock Timing						
Master Clock	256fs:	fCLK	2.048	12.288	27.648	MHz
	Pulse Width Low	tCLKL	0.4fCLK			ns
	Pulse Width High	tCLKH	0.4fCLK			ns
	384fs:	fCLK	3.072	18.432	36.864	MHz
	Pulse Width Low	tCLKL	0.4fCLK			ns
	Pulse Width High	tCLKH	0.4fCLK			ns
	512fs:	fCLK	4.096	24.576	27.648	MHz
	Pulse Width Low	tCLKL	0.4fCLK			ns
	Pulse Width High	tCLKH	0.4fCLK			ns
	768fs:	fCLK	6.144	36.864	36.864	MHz
	Pulse Width Low	tCLKL	0.4fCLK			ns
	Pulse Width High	tCLKH	0.4fCLK			ns
LRCK Timing (Slave Mode)						
Normal mode (TDM1="L", TDM0="L")						
LRCK Frequency	fs	8		216	kHz	
Duty Cycle	Duty	45		55	%	
TDM256 MODE (TDM1="L", TDM0="H")						
LRCK Frequency	fs	8		54	kHz	
"H" time	tLRH	1/256fs			ns	
"L" time	tLRL	1/256fs			ns	
TDM128 MODE (TDM1="H", TDM0="H")						
LRCK Frequency	fs	8		216	kHz	
"H" time	tLRH	1/128fs			ns	
"L" time	tLRL	1/128fs			ns	
LRCK Timing (Master Mode)						
Normal mode (TDM1="L", TDM0="L")						
LRCK Frequency	fs	8		216	kHz	
Duty Cycle	Duty		50		%	
TDM256 MODE (TDM1="L", TDM0="H")						
LRCK Frequency	fs	8		54	kHz	
"H" time (Note 13)	tLRH		1/8fs		ns	
TDM128 MODE (TDM1="H", TDM0="H")						
LRCK Frequency	fs	8		216	kHz	
"H" time (Note 13)	tLRH		1/4fs		ns	

 Note 13. "L" time at I²S format

Parameter	Symbol	min	typ	max	Units
Audio Interface Timing (Slave mode)					
Normal mode (TDM1="L", TDM0="L")					
BICK Period					
Normal Speed Mode	TBCK	1/128fs			ns
Double , Quad Speed Mode	TBCK	1/64fs			ns
BICK Pulse Width Low	tBCKL	32			ns
Pulse Width High	tBCKH	32			ns
LRCK Edge to BICK "↑" (Note 14)	tLRB	20			ns
BICK "↑" to LRCK Edge (Note 14)	tBLR	20			ns
LRCK to SDTO1/2 (MSB) (Except I ² S mode)	tLRS			20	ns
BICK "↓" to SDTO1/2	tBSD			20	ns
TDM256 mode (TDM1="L", TDM0="H")					
BICK Period	tBCK	1/256fs			ns
BICK Pulse Width Low	tBCKL	16			ns
Pulse Width High	tBCKH	16			ns
LRCK Edge to BICK "↑" (Note 14)	tLRB	16			ns
BICK "↑" to LRCK Edge (Note 14)	tBLR	16			ns
BICK "↓" to SDTO1/2	tBSD			10	ns
TDM128 mode (TDM1="H", TDM0="H")					
BICK Period	tBCK	1/128fs			ns
BICK Pulse Width Low	tBCKL	TBD			ns
Pulse Width High	tBCKH	TBD			ns
LRCK Edge to BICK "↑" (Note 14)	tLRB	TBD			ns
BICK "↑" to LRCK Edge (Note 14)	tBLR	TBD			ns
BICK "↓" to SDTO1 (Note 15)	tBSD			TBD	ns
Audio Interface Timing (Master mode)					
Normal mode (TDM1="L", TDM0="L")					
BICK Frequency	fBCK		64fs		Hz
BICK Duty	dBCK		50		%
BICK "↓" to LRCK	tMBLR	-20		20	ns
BICK "↓" to SDTO1/2	tBSD	-20		20	ns
TDM256 mode (TDM1="L", TDM0="H")					
BICK Frequency	fBCK		256fs		Hz
BICK Duty (Note 16)	dBCK		50		%
BICK "↓" to LRCK	tMBLR	-12		12	ns
BICK "↓" to SDTO1/2	tBSD	-20		20	ns
TDM128 mode (TDM1="H", TDM0="H")					
BICK Frequency	fBCK		128fs		Hz
BICK Duty	dBCK		50		%
BICK "↓" to LRCK	tMBLR	-TBD		TBD	ns
BICK "↓" to SDTO1 (Note 15)	tBSD	-TBD		TBD	ns
Power-Down & Reset Timing					
PDN Pulse Width (Note 17)	tPD	150			ns
PDN "↑" to SDTO1/2 valid (Note 18)	tPDV		516		1/fs

Note 14. BICK rising edge must not occur at the same time as LRCK edge.

Note 15. SDTO2 output is fixed to “L”.

Note 16. This value is MCLK=512fs. Duty cycle is not guaranteed when MCLK=256fs/384fs.

Note 17. The AK5388 can be reset by bringing the PDN pin = “L”.

Note 18. This cycle is the number of LRCK rising edges from the PDN pin = “H”.

■ Timing Diagram




Figure 1. Clock Timing (TDM0 pin = “L”)




Figure 2. Clock Timing (TDM0 pin = “H”)




Figure 3. Audio Interface Timing (Slave mode, TDM0 pin = "L")

Note: SDTO shows SDTO1 and SDTO2.




Figure 4. Audio Interface Timing (Slave mode, TDM0 pin = "H")




Figure 5. Audio Interface Timing (Slave mode, TDM0 pin = "H" ,TDM1 pin = "H" , $8\text{KHz} \leq f_s < 108\text{KHz}$)




Figure 6. Audio Interface Timing (Slave mode, TDM0 pin = "H",TDM1 pin = "H" , $108\text{KHz} < f_s \leq 216\text{KHz}$)




Figure 7. Audio Interface Timing (Master mode)




Figure 8. Power Down & Reset Timing

Note: SDTO shows SDTO1 and SDTO2.

OPERATION OVERVIEW

■ System Clock

MCLK (256fs/384fs/512fs), BICK (48fs~) and LRCK (fs) clocks are required in slave mode. The LRCK clock input must be synchronized with MCLK, however the phase is not critical. [Table 1](#) shows the relationship of typical sampling frequency and the system clock frequency. MCLK frequency is selected by CKS1-0 pins as shown in [Table 2](#).

Since the AK5388 includes a phase detection circuit for LRCK, the AK5388 is reset automatically when the synchronization is out of phase after changing the clock frequencies.

All external clocks (MCLK, BICK and LRCK) must be present unless the PDN pin = "L". If these clocks are not provided, the AK5388 may draw excess current due to its use of internal dynamically refreshed logic. If the external clocks are not present, place the AK5388 in power-down mode (PDN pin = "L"). In master mode, the master clock (MCLK) must be provided unless PDN pin = "L".

fs	MCLK					
	128fs	192fs	256fs	384fs	512fs	768fs
32kHz	N/A	N/A	8.192MHz	12.288MHz	16.384MHz	24.576MHz
48kHz	N/A	N/A	12.288MHz	18.432MHz	24.576MHz	36.864MHz
96kHz	N/A	N/A	24.576MHz	N/A	N/A	N/A
192kHz	24.576MHz	36.864MHz	N/A	N/A	N/A	N/A

(N/A: Not available)

Table 1. System Clock Example (Slave Mode)

fs	MCLK					
	128fs	192fs	256fs	384fs	512fs	768fs
32kHz	N/A	N/A	8.192MHz	12.288MHz	16.384MHz	24.576MHz
48kHz	N/A	N/A	12.288MHz	18.432MHz	24.576MHz	36.864MHz
96kHz	N/A	N/A	24.576MHz	36.864MHz	N/A	N/A
192kHz	24.576MHz	36.864MHz	N/A	N/A	N/A	N/A

(N/A: Not available)

Table 2. System Clock Example (Master Mode)

fs	MCLK					
	128fs	192fs	256fs	384fs	512fs	768fs
32kHz	N/A	N/A	N/A	N/A	16.384MHz	24.576MHz
48kHz	N/A	N/A	N/A	N/A	24.576MHz	36.864MHz
96kHz	N/A	N/A	24.576MHz	36.864MHz	N/A	N/A
192kHz	24.576MHz	36.864MHz	N/A	N/A	N/A	N/A

(N/A: Not available)

Table 3. System Clock Example (Auto Mode)

M/S Pin	CKS2 pin	CKS0 pin	CKS0 pin	MCLK Frequency
L	L	L	L	128fs (108KHz < fs ≤ 216KHz)
	L	L	H	192fs (108KHz < fs ≤ 216KHz)
	L	H	L	256fs (8KHz ≤ fs ≤ 54KHz)
	L	H	H	256fs (54KHz < fs ≤ 108KHz)
	H	L	L	Auto (8KHz ≤ fs ≤ 216KHz)
	H	L	H	384fs (8KHz ≤ fs ≤ 54KHz)
	H	H	L	512fs (8KHz < fs ≤ 54KHz)
	H	H	H	768fs (8KHz ≤ fs ≤ 54KHz)
H	L	L	L	128fs (108KHz < fs ≤ 216KHz)
	L	L	H	192fs (108KHz < fs ≤ 216KHz)
	L	H	L	256fs (8KHz ≤ fs ≤ 54KHz)
	L	H	H	256fs (54KHz < fs ≤ 108KHz)
	H	L	L	384fs (54KHz ≤ fs ≤ 108KHz)
	H	L	H	384fs (8KHz ≤ fs ≤ 54KHz)
	H	H	L	512fs (8KHz < fs ≤ 54KHz)
	H	H	H	768fs (8KHz ≤ fs ≤ 54KHz)

Table 4. MCLK Frequency

When changing MCLK frequency in master/slave mode, the AK5388 should reset by PDN pin = “L”. (ex. 12.288MHz(@fs=48kHz) at CKS1 pin = CKS0 pin = “L”).

■ Audio Interface Format

12 different audio data interface formats can be selected using the TDM1-0, M/S and DIF pins as shown in [Table 5](#). The audio data format can be selected by the DIF pin. In all formats the serial data is MSB-first, 2's complement format. The SDTO1/2 is clocked out on the falling edge of BICK.

In normal mode, Mode 0-1 are the slave mode, and BICK is available up to 128fs at fs=48kHz. BICK outputs 64fs clock in Mode 2-3.

In TDM256 mode, all of the ADC's serial data (four channels) is output from the SDTO1 pins. The SDTO2 output is fixed to “L”. BICK should be fixed to 256fs. In slave mode, “H” time and “L” time of LRCK should be at least 1/256fs. In master mode, “H” time (“L” time at I²S mode) of LRCK is 1/8fs typical. TDM256 mode does not support 96kHz sampling.

In TDM128 mode, all of the ADC's serial data (four channels) is output from the SDTO1 pin. The SDTO2 output is fixed to “L”. BICK should be fixed to 128fs. In the slave mode, “H” time and “L” time of LRCK should be at least 1/128fs. In master mode, “H” time (“L” time at I²S mode) of LRCK is 1/4fs typical. TDM128 mode supports up to 192kHz sampling.

Mode	TDM1	TDM0	M/S	DIF	SDTO	LRCK		BICK	
							I/O		I/O
0	Normal	L	L	L	24bit, MSB justified	H/L	I	48-128fs	I
1				H	24bit, I ² S Compatible	L/H	I	48-128fs	I
2				L	24bit, MSB justified	H/L	O	64fs	O
3				H	24bit, I ² S Compatible	L/H	O	64fs	O
4	TDM256	L	H	L	24bit, MSB justified	↑	I	256fs	I
5				H	24bit, I ² S Compatible	↓	I	256fs	I
6				L	24bit, MSB justified	↑	O	256fs	O
7				H	24bit, I ² S Compatible	↓	O	256fs	O
8	TDM128	H	H	L	24bit, MSB justified	↑	I	128fs	I
9				H	24bit, I ² S Compatible	↓	I	128fs	I
10				L	24bit, MSB justified	↑	O	128fs	O
11				H	24bit, I ² S Compatible	↓	O	128fs	O
12	N/A	H	L	N/A	N/A	N/A	N/A	N/A	N/A

Table 5. Audio Interface Formats (N/A: Not available)




Figure 9. Mode 0, 2 Timing (Normal mode, MSB justified)




 Figure 10. Mode 1, 3 Timing (Normal mode, I²S Compatible)


Figure 11. Mode 4, 6 Timing (TDM256 mode, MSB justified)





 Figure 12. Mode 5, 7 Timing (TDM256 mode, I²S Compatible)


Figure 13. Mode 8, 10 Timing (TDM128 mode, MSB justified)


 Figure 14. Mode 9, 11 Timing (TDM128 mode, I²S Compatible)

■ Digital High Pass Filter (HPF)

The ADC has a digital high pass filter for DC offset cancellation. The cut-off frequency of the HPF is 1.0Hz (@ $f_s=48\text{kHz}$).

The HPF is controlled by the HPFE pin. If the HPF setting (ON/OFF) is changed during operation, a click noise occurs due to the change in DC offset. The HPF setting should only be changed when the PDN pin = “L”.


■ Overflow Detection

The AK5388 has an overflow detect function for the analog input. The OVF pin goes to “H” if either channel overflows (more than -0.3dBFS). OVF output for overflowed analog input has the same group delay as the ADC ($GD=13/f_s=0.27\text{ms}@f_s=48\text{kHz}$). OVF is “L” for $516/f_s (=10.75\text{ms}@f_s=48\text{kHz})$ after the PDN pin = “ \uparrow ”, and then overflow detection is enabled.

■ Power Down and Reset

The AK5388 is placed in the power-down mode by bringing PDN pin “L” and the digital filter is also reset at the same time. This reset should always be done after power-up. In the power-down mode, the VCOM is AGND level. An analog initialization cycle starts after exiting the power-down mode. The output data SDTO is valid after 516 cycles of LRCK clock in master mode (517 cycles in slave mode). During initialization, the ADC digital data outputs of both channels are forced to “0”. The ADC outputs settle to data correspondent to the input signals after the end of initialization (Settling takes approximately the group delay time).

The AK5388 should be reset once by bringing the PDN pin “L” after power-up. The internal timing starts clocking by the rising edge (falling edge at Mode 1) of LRCK after exiting from reset and power down state by MCLK.



Notes:

- (1) $517/f_s$ in slave mode and $516/f_s$ in master mode.
- (2) Digital output corresponding to analog input has group delay (GD).
- (3) A/D output is “0” data in power-down state.
- (4) When the external clocks (MCLK, SCLK, LRCK) are stopped, the AK5388 should be in the power-down state.

Figure 3. Power-down/up sequence example

■ Cascade TDM Mode

The AK5388 supports cascading of up to two devices in a daisy chain configuration in TDM256 mode. In this mode, SDTO2 pin of device #1 is connected to TDMIN pin of device #2. The SDTO1 pin of device #2 can output 8-channels of TDM data multiplexed with 4-channel of TDM data from device #1 and 4-channel of TDM data from device #2. Figure 15 shows a connection example of a daisy chain.




Figure 15. Cascade TDM Connection Diagram




Figure 16. Cascade TDM Timing

■ Mono mode

When the MONO pin is set to “H”, the AK5388 is in MONO mode. In the Mono mode, dynamic range and S/N can be improved by approximately 3dB when the same analog signal is inputted to left and right channels. The output data format is to be determined.

MONO pin	SDTO1/2 Output Data
L	Stereo Mode
H	Mono Mode

Table 6. Setup of MONO mode

SYSTEM DESIGN

Figure 17 and Figure 18 show the system connection diagram. The evaluation board demonstrates application circuits, the optimum layout, power supply arrangements and measurement results.

TBD

Note:

- AVSS, BVSS and DVSS of the AK5388 should be distributed separately from the ground of external digital devices (MPU, DSP etc.).
- All input pins except pull-down (CKS0, CKS1 and TEST pin) pin should not be left floating.

Figure 17. Typical Connection Diagram

TBD

Figure 18. Ground Layout

Note:

- AVSS BVSS, and DVSS must be connected to the same analog ground plane.

1. Grounding and Power Supply Decoupling

The AK5388 requires careful attention to power supply and grounding arrangements. Alternatively if AVDD and DVDD are supplied separately, the power up sequence is not critical. **AVSS, BVSS and DVSS of the AK5388 must be connected to the analog ground plane.** System analog ground and digital ground should be connected together near to where the supplies are brought onto the printed circuit board. Decoupling capacitors should be as near to the AK5388 as possible, with the small value ceramic capacitor being the nearest.

2. Voltage Reference Inputs

The reference voltage for A/D converter is supplied from VREFL/R pins at AVSS reference. AVSS pin is connected to analog ground and an electrolytic capacitor over 10 μ F parallel with a 0.1 μ F ceramic capacitor between the VREFL/R pins and the AVSS pin eliminate the effects of high frequency noise. It is important that a ceramic capacitor should be as near to the pins as possible. All digital signals, especially clocks, should be kept away from the VREFL/R pins in order to avoid unwanted coupling into the AK5388. No load current may be taken from the VREFL/R pins.

VCOM is a signal ground for this device. An electrolytic capacitor (0.22 μ F typical) attached to the VCOM pin eliminates the effects of high frequency noise. No load current may be drawn from the VCOM pin. All signals, especially clocks, should be kept away from the VCOM pin in order to avoid unwanted coupling into the AK5388.

3. Analog Inputs


The Analog input signal is differentially supplied into the modulator via the LIN+ (RIN+) and the LIN- (RIN-) pins. The input voltage is the difference between the LIN+ (RIN+) and LIN- (RIN-) pins. The full scale signal on each pin is nominally ± 2.9 Vpp(typ). The AK5388 can accept input voltages from AVSS to AVDD. The ADC output data format is two's complement. The internal HPF removes DC offset.

The AK5388 samples the analog inputs at 128fs (6.144MHz@fs=48kHz, Normal Speed Mode). The digital filter rejects noise above the stop band except for multiples of 128fs. The AK5388 includes an anti-aliasing filter (RC filter) to attenuate a noise around 128fs.

The AK5388 requires a +5V analog supply voltage. Any voltage which exceeds the upper limit of AVDD+0.3V and lower limit of AVSS-0.3V and any current beyond 10mA for the analog input pins (LIN+/-, RIN+/-) should be avoided. Excessive currents to the input pins may damage the device. Hence input pins must be protected from signals at or beyond these limits. Use caution especially when using ± 15 V for other analog circuits in the system.

PACKAGE


44pin LQFP (Unit: mm)



Material & Lead finish

- Package molding compound: Epoxy
- Lead frame material: Cu
- Lead frame surface treatment: Solder (Pb free) plate

MARKING



- 1) Pin #1 indication
- 2) Audio 4 pro Logo
- 3) Date Code: XXXXXXXX(7 digits)
- 4) Marking Code: AK5388
- 5) AKM Logo

IMPORTANT NOTICE

- These products and their specifications are subject to change without notice.
When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei EMD Corporation (AKEMD) or authorized distributors as to current status of the products.
- AKEMD assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKEMD products are neither intended nor authorized for use as critical components^{Note1)} in any safety, life support, or other hazard related device or system^{Note2)}, and AKEMD assumes no responsibility for such use, except for the use approved with the express written consent by Representative Director of AKEMD. As used here:
 - Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
 - Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
- It is the responsibility of the buyer or distributor of AKEMD products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKEMD harmless from any and all claims arising from the use of said product in the absence of such notification.