捷多邦,专业PCB打样工厂,24小时加急出货 AM26LV31 LOW-VOLTAGE HIGH-SPEED

QUADRUPLE DIFFERENTIAL LINE DRIVER

SLLS201E - MAY 1995 - REVISED DECEMBER 1999

- Switching Rates up to 32 MHz
- Operates From a Single 3.3-V Supply
- Propagation Delay Time . . . 8 ns Typ
- Pulse Skew Time . . . 500 ps Typ
- High Output-Drive Current . . . ±30 mA
- Controlled Rise and Fall Times . . . 3 ns Typ
- Differential Output Voltage With 100-Ω Load . . . 1.5 V Typ
- Ultra-Low Power Dissipation
 - dc, 0.3 mW Max
 - 32 MHz All Channels (No Load),
 385 mW Typ
- Accepts 5-V Logic Inputs With a 3.3-V Supply
- Low-Voltage Pin-to-Pin Compatible Replacement for AM26C31, AM26LS31, MB571
- High Output Impedance in Power-Off Condition
- Driver Output Short-Protection Circuit
- Package Options Include Plastic Small-Outline (D, NS) Packages

D OR NS PACKAGE (TOP VIEW)



The D package is available taped and reeled. The NS package is only available taped and reeled. Add the suffix R to device type (e.g., AM26LV31CDR).

description

The AM26LV31 is a BiCMOS quadruple differential line driver with 3-state outputs. It is designed to be similar to TIA/EIA-422-B and ITU Recommendation V.11 drivers with reduced supply-voltage range.

The device is optimized for balanced-bus transmission at switching rates up to 32 MHz. The outputs have very high current capability for driving balanced lines such as twisted-pair transmission lines and provide a high impedance in the power-off condition. The enable function is common to all four drivers and offers the choice of active-high or active-low enable inputs. The AM26LV31 is designed using Texas Instruments (TI™) proprietary LinIMPACT-C60™ technology, facilitating ultra-low power consumption without sacrificing speed. This device offers optimum performance when used with the AM26LV32 quadruple line receivers.

The AM26LV31C is characterized for operation from 0°C to 70°C.


FUNCTION TABLE

INPUT	ENABLES		OUTPUTS		
Α	G	G	Y	Z	
Н	Н	X	Н	L	
L	Н	X	L	Н	
SCHCO	Х	L	Н	L	
L	Х	L	L	Н	
Х	L	Н	Z	Z	

H = high level, L = low level, X = irrelevant,


Z = high impedance (off)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






logic symbol[†]





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



schematic (each driver)





All resistor values are nominal.

AM26LV31 LOW-VOLTAGE HIGH-SPEED QUADRUPLE DIFFERENTIAL LINE DRIVER

SLLS201E - MAY 1995 - REVISED DECEMBER 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.3 V to 6 V
Input voltage range, V _I	
Output voltage range, VO	
Package thermal impedance, θ _{JA} (see Note 2): D package	
NS package	64°C/W
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V
High-level input voltage, VIH	2			V
Low-level input voltage, V _{IL}			0.8	V
High-level output current, IOH			-30	mA
Low-level output current, IOL			30	mA
Operating free-air temperature, T _A	0		70	°C

NOTES: 1. All voltage values are with respect to GND.

^{2.} The package thermal impedance is calculated in accordance with JESD 51.

AM26LV31 **LOW-VOLTAGE HIGH-SPEED** QUADRUPLE DIFFERENTIAL LINE DRIVER

SLLS201E - MAY 1995 - REVISED DECEMBER 1999

electrical characteristics over recommended operating supply-voltage and free-air temperature ranges (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP [†]	MAX	UNIT
VIK	Input clamp voltage	I _I = -18 mA				-1.5	V
Vон	High-level output voltage	V _{IH} = 2 V,	I _{OH} = -12 mA	1.85	2.3		V
VOL	Low-level output voltage	V _{IL} = 0.8 V,	I _{OH} = 12 mA		0.8	1.05	V
IVODI	Differential output voltage‡			0.95	1.5		V
Voc	Common-mode output voltage	$R_1 = 100 \Omega$	B: _ 100 O		1.55	1.8	V
Δ VOC	Change in magnitude of common-mode output voltage‡	K[= 100 22				±0.2	V
IO	Output current with power off	$V_0 = -0.25 \text{ V or } 6 \text{ V},$	VCC = 0			±100	μΑ
loz	Off-state (high-impedance state) output current	$V_0 = -0.25 \text{ V or } 6 \text{ V},$	$G = 0.8 \text{ V or } \overline{G} = 2 \text{ V}$			±100	μА
lн	High-level input current	$V_{CC} = 0 \text{ or } 3 \text{ V},$	V _I = 5.5 V			10	μΑ
Ι _Ι L	Low-level input current	V _{CC} = 3.6 V,	V _I = 0			-10	μΑ
los	Short-circuit output current	V _{CC} = 3.6 V,	VO = 0			-200	mA
Icc	Supply current (all drivers)	$V_I = V_{CC}$ or GND,	No load			100	μΑ
C _{pd}	Power dissipation capacitance (all drivers)§	No load			160		pF

switching characteristics, $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low- to high-level output		4	8	12	ns
tPHL	Propagation delay time, high- to low-level output	See Figure 2	4	8	12	ns
t _t	Transition time (t _r or t _f)			3		ns
SR	Slew rate, single-ended output voltage	See Note 3 and Figure 2		0.3	1	V/ns
^t PZH	Output-enable time to high level	See Figure 3		10	20	ns
tPZL	Output-enable time to low level	See Figure 4		10	20	ns
^t PHZ	Output-disable time from high level	See Figure 3		10	20	ns
tPLZ	Output-disable time from low level	See Figure 4		10	20	ns
t _{sk(p)}	Pulse skew	f = 32 MHz, See Note 4		0.5	1.5	ns
tsk(o)	Skew limit	f = 32 MHz, See Note 5			1.5	ns
^t sk(lim)	Skew limit (device to device)	f = 32 MHz, See Note 6			3	ns

NOTES: 3. Slew rate is defined by:

$$\label{eq:sr} \text{SR} = \frac{90\% \big(\text{V}_{\text{OH}} - \text{V}_{\text{OL}}^{}\big) - 10\% \big(\text{V}_{\text{OH}} - \text{V}_{\text{OL}}^{}\big)}{t_{\text{r}}}, \text{ the differential slew rate of V}_{\text{OD}} \text{ is 2} \times \text{SR}.$$

- 4. Pulse skew is defined as the |tpLH tpHL| of each channel of the same device.
- 5. Skew limit is the difference between any two outputs of the same device switching in the same direction.
- 6. Skew limit (device to device) is the maximum difference in propagation delay times between any two channels of any two devices.



 $[\]uparrow$ All typical values are at V_{CC} = 3.3 V and T_A = 25°C. \uparrow Δ |V_{OD}| and Δ |V_{OC}| are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low

 S_{pd} determines the no-load dynamic current consumption. $I_{S} = C_{pd} \times V_{CC} \times f + I_{CC}$

PARAMETER MEASUREMENT INFORMATION





Figure 1. Differential and Common-Mode Output Voltages



NOTES: A. C_L includes probe and jig capacitance.


B. The input pulse is supplied by a generator having the following characteristics: PRR = 32 MHz, $Z_O \approx 50~\Omega$, 50% duty cycle, t_r and $t_f \le 2$ ns.

Figure 2. Test Circuit and Voltage Waveforms, t_{PHL} and t_{PLH}



SLLS201E - MAY 1995 - REVISED DECEMBER 1999

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

Output

- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, $Z_0 = 50 \Omega$, 50% duty cycle, t_{Γ} and t_{f} (10% to 90%) \leq 2 ns. C. To test the active-low enable \overline{G} , ground G and apply an inverted waveform to \overline{G} .


Figure 3. Test Circuit and Voltage Waveforms, tpzH and tpHZ

VOLTAGE WAVEFORMS


50%

SLLS201E - MAY 1995 - REVISED DECEMBER 1999

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



NOTES: A. C_L includes probe and jig capacitance.

- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, Z_O = 50 Ω , 50% duty cycle, t_Γ and t_f (10% to 90%) \leq 2 ns.__
- C. To test the active-low enable \overline{G} , ground G and apply an inverted waveform to \overline{G} .

Figure 4. Test Circuit and Voltage Waveforms, tpzL and tpLZ



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated