# Am29LV00IB

Data Sheet



RETIRED PRODUCT

This product has been retired and is not recommended for designs. Please contact your Spansion representative for alternates. Availability of this document is retained for reference and historical purposes only.

The following document contains information on Spansion memory products.

# **Continuity of Specifications**

There is no change to this data sheet as a result of offering the device as a Spansion product. Any changes that have been made are the result of normal data sheet improvement and are noted in the document revision summary.

### For More Information

Please contact your local sales office for additional information about Spansion memory solutions.











# Am29LV001B

# 1 Megabit (128 K x 8-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory

This product has been retired and is not recommended for designs. Please contact your Spansion representative for alternates. Availability of this document is retained for reference and historical purposes only.

### **DISTINCTIVE CHARACTERISTICS**

- Single power supply operation
  - Full voltage range: 2.7 to 3.6 volt read and write operations for battery-powered applications
  - Regulated voltage range: 3.0 to 3.6 volt read and write operations and for compatibility with high performance 3.3 volt microprocessors
- Manufactured on 0.32 µm process technology
- High performance
  - Full voltage range: access times as fast as 55 ns
  - Regulated voltage range: access times as fast as 45 ns
- Ultra low power consumption (typical values at 5 MHz)
  - 200 nA Automatic Sleep mode current
  - 200 nA standby mode current
  - 7 mA read current
  - 15 mA program/erase current
- Flexible sector architecture
  - One 8 Kbyte, two 4 Kbyte, and seven 16 Kbyte
  - Supports full chip erase
  - Sector Protection features:

Hardware method of locking a sector to prevent any program or erase operations within that sector Sectors can be locked in-system or via programming equipment

Temporary Sector Unprotect feature allows code changes in previously locked sectors

- Unlock Bypass Mode Program Command
  - Reduces overall programming time when issuing multiple program command sequences
- Top or bottom boot block configurations available
- Embedded Algorithms
  - Embedded Erase algorithm automatically preprograms and erases the entire chip or any combination of designated sectors
  - Embedded Program algorithm automatically writes and verifies data at specified addresses
- Minimum 1 million erase cycle guarantee per sector
- 20 Year data retention at 125°C
  - Reliable operation for the life of the system
- Package option
  - 32-pin TSOP
  - 32-pin PLCC
- Compatibility with JEDEC standards
  - Pinout and software compatible with singlepower supply Flash
  - Superior inadvertent write protection
- Data# Polling and toggle bits
  - Provides a software method of detecting program or erase operation completion
- Erase Suspend/Erase Resume
  - Supports reading data from or programming data to a sector that is not being erased
- Hardware reset pin (RESET#)
  - Hardware method for resetting the device to reading array data

### **GENERAL DESCRIPTION**

The Am29LV001B is a 1 Mbit, 3.0 Volt-only Flash memory device organized as 131,072 bytes. The Am29LV001B has a boot sector architecture.

The device is offered in 32-pin PLCC and 32-pin TSOP packages. The byte-wide (x8) data appears on DQ7-DQ0. All read, erase, and program operations are accomplished using only a single power supply. The device can also be programmed in standard EPROM programmers.

The standard Am29LV001B offers access times of 45, 55, 70, and 90 ns, allowing high speed microprocessors to operate without wait states. To eliminate bus contention, the device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

The device requires only a single power supply (2.7 V–3.6V) for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The Am29LV001B is entirely command set compatible with the JEDEC single-power-supply Flash standard. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. This initiates the Embedded Program algorithm—an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. The Unlock Bypass mode facilitates faster programming times by requiring only two write cycles to program data instead of four.

Device erasure occurs by executing the erase command sequence. This initiates the Embedded Erase algorithm—an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the

erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The host system can detect whether a program or erase operation is complete by reading the DQ7 (Data# Polling) and DQ6 (toggle) status bits. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The sector erase architecture allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

Hardware data protection measures include a low VCC detector that automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved in-system or via programming equipment.

The Erase Suspend feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved.

The hardware RESET# pin terminates any operation in progress and resets the internal state machine to reading array data. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system microprocessor to read the boot-up firmware from the Flash memory.

The device offers two power-saving features. When addresses are stable for a specified amount of time, the device enters the automatic sleep mode. The system can also place the device into the standby mode. Power consumption is greatly reduced in both these modes.

AMD's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot electron injection.



# DATA SHEET

# **TABLE OF CONTENTS**

Product Selector Guide4
Block Diagram 4
Connection Diagrams5
Pin Configuration 5
Logic Symbol 5
Ordering Information 6
Device Bus Operations
Table 1. Am29LV001B Device Bus Operations
Requirements for Reading Array Data7
Writing Commands/Command Sequences7
Program and Erase Operation Status8
Standby Mode8
Automatic Sleep Mode8
RESET#: Hardware Reset Pin8
Output Disable Mode8
Table 2. Am29LV001B Top Boot Sector Architecture
Table 3. Am29LV001B Bottom Boot Sector Architecture
Autoselect Mode9
Table 4. Am29LV001B Autoselect Codes
Sector Protection/Unprotection
Temporary Sector Unprotect10
Figure 1. In-System Sector Protect/Unprotect Algorithms11
Figure 2. Temporary Sector Unprotect Operation12
Hardware Data Protection12
Low V <sub>CC</sub> Write Inhibit12
Write Pulse "Glitch" Protection12
Logical Inhibit12
Power-Up Write Inhibit12
Command Definitions
Reading Array Data13
Reset Command
Autoselect Command Sequence13
Byte Program Command Sequence
Unlock Bypass Command Sequence14
Figure 3. Program Operation14
Chip Erase Command Sequence14
Sector Erase Command Sequence
Erase Suspend/Erase Resume Commands
Figure 4. Erase Operation
Command Definitions
Table 5. Am29LV001B Command Definitions
Write Operation Status18
DQ7: Data# Polling18
Figure 5. Data# Polling Algorithm18


DQ6: Toggle Bit I	18
DQ2: Toggle Bit II	
Reading Toggle Bits DQ6/DQ2	
DQ5: Exceeded Timing Limits	
Figure 6. Toggle Bit Algorithm	20
DQ3: Sector Erase Timer	20
Table 6. Write Operation Status	
Absolute Maximum Ratings	
Figure 7. Maximum Negative Overshoot Waveform	
Figure 8. Maximum Positive Overshoot Waveform	
Operating Ranges	
DC Characteristics	
Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic	20
Sleep Currents)	24
Figure 10. Typical I <sub>CC1</sub> vs. Frequency	
Test Conditions	
Figure 11. Test Setup	
Table 7. Test Specifications	
Key to Switching Waveforms	
Figure 12. Input Waveforms and Measurement Levels	
AC Characteristics	
Figure 13. Read Operations Timings	
Hardware Reset (RESET#)	
Figure 14. RESET# Timings	
Erase/Program Operations	
Figure 15. Program Operation Timings	29
Figure 16. Chip/Sector Erase Operation Timings	
Figure 17. Data# Polling Timings (During Embedded Algorithms)	
Figure 18. Toggle Bit Timings (During Embedded Algorithms)	31
Figure 19. DQ2 vs. DQ6	32
Temporary Sector Unprotect	
Figure 20. Temporary Sector Unprotect Timing Diagram	
Figure 21. In-System Sector Protect/Unprotect Timing Diagram .	
Alternate CE# Controlled Erase/Program Operations	
Figure 22. Alternate CE# Controlled Write Operation Timings	35
Erase and Programming Performance	36
Latchup Characteristics	
TSOP Pin Capacitance	
PLCC Pin Capacitance	36
Data Retention	37
Physical Dimensions	
PL 032—32-Pin Plastic Leaded Chip Carrier	
TS 032—32-Pin Standard Thin Small Outline Package	
Revision Summary	

# **PRODUCT SELECTOR GUIDE**

Family Part	Number	Am29LV001B						
Speed	Regulated Voltage Range: V <sub>CC</sub> = 3.0–3.6 V	-45R						
Options	Full Voltage Range: V <sub>CC</sub> = 2.7–3.6 V		-55	-70	-90			
Max access time, ns (t <sub>ACC</sub> )		45	55	70	90			
Max CE# ad	ccess time, ns (t <sub>CE</sub> )	45	55	70	90			
Max OE# ad	ccess time, ns (t <sub>OE</sub> )	25	30	30	35			


Note: See "AC Characteristics" for full specifications.


## **BLOCK DIAGRAM**





## **CONNECTION DIAGRAMS**





# **PIN CONFIGURATION**

A0-A16 17 addresses

DQ0-DQ7 =8 data inputs/outputs

CE# Chip enable OE# Output enable

WE#

Write enable RESET# Hardware reset pin, active low

 $V_{CC}$ 3.0 volt-only single power supply


(see Product Selector Guide for speed

options and voltage supply tolerances)

 $V_{SS}$ Device ground

NC Pin not connected internally


## **LOGIC SYMBOL**



### **ORDERING INFORMATION**

### **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Am29LV001B

1 Megabit (128 K x 8-Bit) CMOS Flash Memory

3.0 Volt-only Read, Program and Erase

Val	id Combinations
AM29LV001BT-45R, AM29LV001BB-45R,	EC, EI, EF, JC, JI, JD, JF
AM29LV001BT-55, AM29LV001BB-55,	
AM29LV001BT-70, AM29LV001BB-70,	EC, EI, EE, ED, EF, EK, JC, JI, JE, JD, JF, JK
AM29LV001BT-90, AM29LV001BB-90,	

### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

### **DEVICE BUS OPERATIONS**

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is composed of latches that store the commands, along with the address and data information needed to execute the command. The contents of

the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table 1 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.

Operation	CE#	OE#	WE#	RESET#	Addresses (Note 1)	DQ0-DQ7
Read	L	L	Н	Н	A <sub>IN</sub>	D <sub>OUT</sub>
Write	L	Н	L	Н	A <sub>IN</sub>	D <sub>IN</sub>
Standby	$V_{CC} \pm 0.3 V$	Х	Х	$V_{CC} \pm 0.3 V$	X	High-Z
Output Disable	L	Н	Н	Н	X	High-Z
Reset	Х	Х	Х	L	X	High-Z
Sector Protect (Note 2)	L	Н	L	V <sub>ID</sub>	Sector Address, A6 = L, A1 = H, A0 = L	D <sub>IN</sub> , D <sub>OUT</sub>
Sector Unprotect (Note 2)	L	Н	L	V <sub>ID</sub>	Sector Address, A6 = H, A1 = H, A0 = L	D <sub>IN</sub> , D <sub>OUT</sub>
Temporary Sector Unprotect	Х	Х	Х	V <sub>ID</sub>	A <sub>IN</sub>	D <sub>IN</sub>

Table 1. Am29LV001B Device Bus Operations

#### Legend:

Notes:

 $L = Logic\ Low = V_{IL},\ H = Logic\ High = V_{IH},\ V_{ID} = 12.0 \pm 0.5\ V,\ X = Don't\ Care,\ A_{IN} = Address\ In,\ DIN = Data\ In,\ DOUT = Data\ Out$ 

### 1. Addresses are A16-A0.

2. The in-system method of sector protection/unprotection is available. Sector protection/unprotection can be implemented by using programming equipment. See ""Sector Protection/Unprotection" on page 10".

### **Requirements for Reading Array Data**

To read array data from the outputs, the system must drive the CE# and OE# pins to  $V_{IL}$ . CE# is the power control and selects the device. OE# is the output control and gates array data to the output pins. WE# should remain at  $V_{IH}$ .

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered.

See "Reading Array Data" on page 13 for more information. Refer to the AC "Read Operations" on page 26 table for timing specifications and to Figure 13, on page 26 for the timing diagram.  $I_{\rm CC1}$  in the DC Characteristics table represents the active current specification for reading array data.

# **Writing Commands/Command Sequences**

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE# to  $V_{II}$ , and OE# to  $V_{IH}$ .

The device features an Unlock Bypass mode to facilitate faster programming. Once the device enters the Unlock Bypass mode, only two write cycles are required to program a byte, instead of four. The "Byte Program Command Sequence" on page 13 section contains details on programming data to the device using both standard and Unlock Bypass command sequences.

An erase operation can erase one sector, multiple sectors, or the entire device. Table 2 on page 9 indicate the address space that each sector occupies. A "sector address" consists of the address bits required to uniquely select a sector. The "Command Definitions" on page 13 section contains details on erasing a sector or the entire chip, or suspending/resuming the erase operation.

After the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7–DQ0. Standard read cycle timings apply in this mode. Refer to "Autoselect Mode" on page 9 and "Autoselect Command Sequence" on page 13 for more information.

 $I_{CC2}$  in the DC Characteristics table represents the active current specification for the write mode. The "AC Characteristics" on page 26 section contains timing specification tables and timing diagrams for write operations.

# **Program and Erase Operation Status**

During an erase or program operation, the system may check the status of the operation by reading the status bits on DQ7–DQ0. Standard read cycle timings and  $I_{CC}$  read specifications apply. Refer to "Write Operation Status" on page 18 for more information, and to "AC Characteristics" on page 26 for timing diagrams.

## **Standby Mode**

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE# and RESET# pins are both held at VCC  $\pm$  0.3 V. (Note that this is a more restricted voltage range than V $_{IH}$ .) If CE# and RESET# are held at V $_{IH}$ , but not within VCC  $\pm$  0.3 V, the device will be in the standby mode, but the standby current is greater. The device requires standard access time (tCE) for read access when the device is in either of these standby modes, before it is ready to read data.

The device also enters the standby mode when the RESET# pin is driven low. Refer to the next section, RESET#: Hardware Reset Pin.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

ICC3 in the DC Characteristics table represents the standby current specification.

### **Automatic Sleep Mode**

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for  $t_{ACC} + 30$  ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system.  $I_{CC5}$  in the DC Characteristics table represents the automatic sleep mode current specification.

### **RESET#: Hardware Reset Pin**

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of t<sub>RP</sub> the device immediately terminates any operation in progress, tristates all output pins, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at  $V_{SS}\pm0.3$  V, the device draws CMOS standby current ( $I_{CC4}$ ). If RESET# is held at  $V_{IL}$  but not within  $V_{SS}\pm0.3$  V, the standby current is greater.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory. The system may use the RESET# pin to force the device into the standby mode. Refer to "Standby Mode" on page 8 for more information.

Refer to the AC Characteristics tables for RESET# parameters and to Figure 14, on page 27 for the timing diagram.

### **Output Disable Mode**

When the OE# input is at VIH, output from the device is disabled. The output pins are placed in the high impedance state.

18000h-1BFFFh

1C000h-1CFFFh

1D000h-1DFFFh

1E000h-1FFFFh

Sector	A16	A15	A14	A13	A12	Sector Size (Kbytes)	Address Range (in hexadecimal)
SA0	0	0	0	Х	Х	16 Kbytes	00000h-03FFFh
SA1	0	0	1	Х	Х	16 Kbytes	04000h-07FFFh
SA2	0	1	0	Х	Х	16 Kbytes	08000h-0BFFFh
SA3	0	1	1	Х	Х	16 Kbytes	0C000h-0FFFFh
SA4	1	0	0	Х	Х	16 Kbytes	10000h-13FFFh
SA5	1	0	1	Х	Х	16 Kbytes	14000h-17FFFh

Χ

0

0

1

Χ

0

1

Χ

16 Kbytes

4 Kbytes

4 Kbytes

8 Kbytes

Table 2. Am29LV001B Top Boot Sector Architecture

Table 3. Am29LV001B Bottom Boot Sector Architecture

Sector	A16	A15	A14	A13	A12	Sector Size (Kbytes)	Address Range (in hexadecimal)
SA0	0	0	0	0	Х	8 Kbytes	00000h-01FFFh
SA1	0	0	0	1	0	4 Kbytes	02000h-02FFFh
SA2	0	0	0	1	1	4 Kbytes	03000h-03FFFh
SA3	0	0	1	Х	Х	16 Kbytes	04000h-07FFFh
SA4	0	1	0	Х	Х	16 Kbytes	08000h-0BFFFh
SA5	0	1	1	Х	Х	16 Kbytes	0C000h-0FFFFh
SA6	1	0	0	Х	Х	16 Kbytes	10000h-13FFFh
SA7	1	0	1	Х	Х	16 Kbytes	14000h-17FFFh
SA8	1	1	0	Х	Х	16 Kbytes	18000h-1BFFFh
SA9	1	1	1	Х	Х	16 Kbytes	1C000h-1FFFFh

### **Autoselect Mode**

SA6

SA7

SA8

SA9

1

1

1

1

1

1

1

1

0

1

1

1

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires  $V_{\text{ID}}$  (11.5 V to 12.5 V) on address pin A9. Address pins A6, A1, and A0 must be as shown in Table 4. In addition, when verifying sector protection,

the sector address must appear on the appropriate highest order address bits (see Table 2 on page 9). Table 4 shows the remaining address bits that are don't care. When all necessary bits are set as required, the programming equipment may then read the corresponding identifier code on DQ7-DQ0.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in Table 5 on page 17. This method does not require  $V_{\text{ID}}$ . See "Command Definitions" on page 13 for details on using the autoselect mode.

Table 4. Am29LV001B Autoselect Codes

Description	CE#	OE#	WE#	A16 to A12	A11 to A10	<b>A</b> 9	A8 to A7	<b>A</b> 6	A5 to A2	<b>A</b> 1	Α0	DQ7 to DQ0
Manufacturer ID: AMD	L	L	Н	Х	Х	V <sub>ID</sub>	Х	L	Х	L	L	01h
Device ID: Am29LV001BT (Top Boot Block)	L	L	Н	Х	Х	V <sub>ID</sub>	Х	L	Х	L	Н	EDh
Device ID: Am29LV001BB (Bottom Boot Block)	L	L	Н	Х	Х	V <sub>ID</sub>	Х	L	Х	L	Н	6Dh
Sector Protection	_	_	Н	SA	Х	V	X		Х	Н	_	01h (protected)
Verification	L	L	П	SA	^	V <sub>ID</sub>	^	L	^	П	١	00h (unprotected)

 $L = Logic Low = V_{IL}$ ,  $H = Logic High = V_{IH}$ , SA = Sector Address, X = Don't care.

# **Sector Protection/Unprotection**

The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors. Sector protection/unprotection can be implemented via two methods.

The primary method requires  $V_{\text{ID}}$  on the RESET# pin only, and can be implemented either in-system or via programming equipment. Figure 1, on page 11 shows the algorithms and Figure 21, on page 33 shows the timing diagram. This method uses standard microprocessor bus cycle timing. For sector unprotect, all unprotected sectors must first be protected prior to the first sector unprotect write cycle.

The alternate method intended only for programming equipment requires  $V_{\text{ID}}$  on address pin A9, OE#, and RESET#. This method is compatible with programmer routines written for earlier 3.0 volt-only AMD flash devices. Publication number 22134 contains further

details; contact an AMD representative to request a copy.

The device is shipped with all sectors unprotected. AMD offers the option of programming and protecting sectors at its factory prior to shipping the device through AMD's ExpressFlash™ Service. Contact an AMD representative for details.

It is possible to determine whether a sector is protected or unprotected. See "Autoselect Mode" on page 9" for details.

### **Temporary Sector Unprotect**

This feature allows temporary unprotection of previously protected sectors to change data in-system. The Sector Unprotect mode is activated by setting the RESET# pin to  $V_{ID}$ . During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once  $V_{ID}$  is removed from the RESET# pin, all the previously protected sectors are protected again. Figure 2, on page 12 shows the algorithm, and Figure 20, on page 32 shows the timing diagrams, for this feature.







Figure 1. In-System Sector Protect/Unprotect Algorithms



#### Notes:

- 1. All protected sectors unprotected.
- All previously protected sectors are protected once again.

Figure 2. Temporary Sector Unprotect Operation

### **Hardware Data Protection**

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to Table 5 on page 17

for command definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during VCC power-up and power-down transitions, or from system noise.

### Low V<sub>CC</sub> Write Inhibit

When VCC is less than VLKO, the device does not accept any write cycles. This protects data during VCC power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets. Subsequent writes are ignored until VCC is greater than VLKO. The system must provide the proper signals to the control pins to prevent unintentional writes when VCC is greater than VLKO.

### Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

### **Logical Inhibit**

Write cycles are inhibited by holding any one of OE# = VIL, CE# = VIH or WE# = VIH. To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.

### **Power-Up Write Inhibit**

If WE# = CE# = VIL and OE# = VIH during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to reading array data on power-up.

### **COMMAND DEFINITIONS**

Writing specific address and data commands or sequences into the command register initiates device operations. Table 5 on page 17 defines the valid register command sequences. Note that writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. A reset command is required to return the device to reading array data.

All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens first. Refer to the appropriate timing diagrams in "AC Characteristics" on page 26.

# **Reading Array Data**

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the Erase Suspend mode. The system can read array data using the standard read timings, except that if it reads at an address within erase-suspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See "Erase Suspend/Erase Resume Commands" on page 15 for more information on this mode.

The system *must* issue the reset command to reenable the device for reading array data if DQ5 goes high, or while in the autoselect mode. See the "Reset Command" on page 13 section.

See also "Requirements for Reading Array Data" on page 7 for more information. The Read Operations table provides the read parameters, and Figure 13, on page 26 shows the timing diagram.

### **Reset Command**

Writing the reset command to the device resets the device to reading array data. Address bits are don't care for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to reading array data (also applies to programming in

Erase Suspend mode). Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command *must* be written to return to reading array data (also applies to autoselect during Erase Suspend).

If DQ5 goes high during a program or erase operation, writing the reset command returns the device to reading array data (also applies during Erase Suspend).

See "AC Characteristics" on page 26 for parameters, and Figure 14, on page 27 for the timing diagram.

## **Autoselect Command Sequence**

The autoselect command sequence allows the host system to access the manufacturer and devices codes, and determine whether or not a sector is protected. Table 5 on page 17 shows the address and data requirements. This method is an alternative to that shown in Table 4 on page 10, which is intended for PROM programmers and requires VID on address bit A9.

The autoselect command sequence is initiated by writing two unlock cycles, followed by the autoselect command. The device then enters the autoselect mode, and the system may read at any address any number of times, without initiating another command sequence. A read cycle at address XX00h retrieves the manufacturer code. A read cycle at address XX01h returns the device code. A read cycle containing a sector address (SA) and the address 02h returns 01h if that sector is protected, or 00h if it is unprotected. Refer to Table 2 on page 9 for valid sector addresses.

The system must write the reset command to exit the autoselect mode and return to reading array data.

### **Byte Program Command Sequence**

The device programs one byte of data for each program operation. The command sequence requires four bus cycles, and is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is not required to provide further controls or timings. The device automatically provides internally generated program pulses and verify the programmed cell margin. Table 5 on page 17 shows the address and data requirements for the byte program command sequence.

When the Embedded Program algorithm is complete, the device then returns to reading array data and addresses are no longer latched. The system can determine the status of the program operation by using DQ7 or DQ6. See "Write Operation Status" on page 18 for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a hardware reset immediately terminates the programming operation. The Byte Program command sequence should be reinitiated once the device has reset to reading array data, to ensure data integrity.


Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from a "0" back to a "1". Attempting to do so may halt the operation and set DQ5 to "1," or cause the Data# Polling algorithm to indicate the operation was successful. However, a succeeding read shows that the data is still "0". Only erase operations can convert a "0" to a "1".

### **Unlock Bypass Command Sequence**

The unlock bypass feature allows the system to program bytes to the device faster than using the standard program command sequence. The unlock bypass command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. The device then enters the unlock bypass mode. A twocycle unlock bypass program command sequence is all that is required to program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h; the second cycle contains the program address and data. Additional data is programmed in the same manner. This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. Table 5 on page 17 shows the requirements for the command sequence.

During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence. The first cycle must contain the data 90h; the second cycle the data 00h. Addresses are don't cares for both cycles. The device then returns to reading array data.

Figure 3 illustrates the algorithm for the program operation. See the table "Erase/Program Operations" on page 28 for parameters, and Figure 15, on page 29 for timing diagrams.



**Note:** See Table 5 on page 17 for program command sequence.

Figure 3. Program Operation

### **Chip Erase Command Sequence**

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does not require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Table 5 on page 17 shows the address and data requirements for the chip erase command sequence.

Any commands written to the chip during the Embedded Erase algorithm are ignored. Note that a hardware reset during the chip erase operation immediately terminates the operation. The Chip Erase command sequence should be reinitiated once the

device has returned to reading array data, to ensure data integrity.

The system can determine the status of the erase operation by using DQ7, DQ6, or DQ2. See "Write Operation Status" on page 18 for information on these status bits. When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched.

Figure 4, on page 16 illustrates the algorithm for the erase operation. See the tables "Erase/Program Operations" on page 28 for parameters, and Figure 16, on page 30 for timing diagrams.

### **Sector Erase Command Sequence**

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector to be erased, and the sector erase command. Table 5 on page 17 shows the address and data requirements for the sector erase command sequence.

The device does not require the system to preprogram the memory prior to erase. The Embedded Erase algorithm automatically programs and verifies the sector for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50 µs begins. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 us, otherwise the last address and command might not be accepted, and erasure may begin. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. If the time between additional sector erase commands can be assumed to be less than 50 µs, the system need not monitor DQ3. Any command other than Sector Erase or Erase Suspend during the time-out period resets the device to reading array data. The system must rewrite the command sequence and any additional sector addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out. (See "DQ3: Sector Erase Timer" on page 20.) The time-out begins from the rising edge of the final WE# pulse in the command sequence.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. Note that a hardware reset during the sector erase operation immediately terminates the operation. The Sector Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, or DQ2. (Refer to "Write Operation Status" on page 18 for information on these status bits.)

Figure 4 illustrates the algorithm for the erase operation. Refer to the tables "Erase/Program Operations" on page 28 for parameters, and Figure 16, on page 30 for timing diagrams.

### **Erase Suspend/Erase Resume Commands**

The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. This command is valid only during the sector erase operation, including the 50 µs time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. Writing the Erase Suspend command during the Sector Erase time-out immediately terminates the time-out period and suspends the erase operation. Addresses are "don't-cares" when writing the Erase Suspend command.


When the Erase Suspend command is written during a sector erase operation, the device requires a maximum of 20 µs to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation has been suspended, the system can read array data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Normal read and write timings and command definitions apply. Reading at any address within erase-suspended sectors produces status data on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. See "Write Operation Status" on page 18 for information on these status bits.

After an erase-suspended program operation is complete, the system can once again read array data within non-suspended sectors. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See "Write Operation Status" on page 18 for more information.

The system may also write the autoselect command sequence when the device is in the Erase Suspend mode. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation. See "Autoselect Command Sequence" on page 13 for more information.

The system must write the Erase Resume command (address bits are "don't care") to exit the erase suspend mode and continue the sector erase operation. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the device has resumed erasing.



### Notes:

- 1. See Table 5 on page 17 for erase command sequence.
- 2. See "DQ3: Sector Erase Timer" on page 20 for more information.

Figure 4. Erase Operation



### **Command Definitions**

Table 5. Am29LV001B Command Definitions

				Bus Cycles (Notes 2–4)															
Co	mmand Sequence	Cycles	Fir	st	Seco	ond	Th	ird	Fou	rth	Fif	th	Six	th					
	(Note 1)	0	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data					
Read	l (Note 5)	1	RA	RD															
Rese	t (Note 6)	1	XXX	F0															
	Manufacturer ID	4	555	AA	2AA	55	555	90	X00	01									
ote 7)	Device ID, Top Boot Block	4	555	AA	2AA	55	555	90	X01	ED									
Autoselect (Note	Device ID, Bottom Boot Block	4	4	4	4	4	4	555	AA	200	33	000	00	7,01	6D				
ntosel	Sector Protect	4	555	AA	2AA	55	555	90	SA X02	00									
	Verify (Note 8)									01									
Byte	Program	4	555	AA	2AA	55	555	A0	PA	PD									
Unlo	ck Bypass	3	555	AA	2AA	55	555	20											
Unlo	ck Bypass Program e 9)	2	XXX	A0	PA	PD													
Unloc (Note	ck Bypass Reset e 10)	2	XXX	90	XXX	00													
Chip	Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10					
Secto	or Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30					
Erase	e Suspend (Note 11)	1	XXX	B0															
Erase	e Resume (Note 12)	1	XXX	30															

### Legend:

X = Don't care

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the WE# or CE# pulse. PD = Data to be programmed at location PA. Data is latched on the rising edge of WE# or CE# pulse.

SA = Address of the sector to be erased or verified. Address bits A16–A12 uniquely select any sector.

### Notes:

- 1. See Table 1 on page 7 for descriptions of bus operations.
- 2. All values are in hexadecimal.
- 3. Except when reading array or autoselect data, all bus cycles are write operations.
- 4. Address bits A16–A11 are don't care for unlock and command cycles, unless SA or PA required.
- 5. No unlock or command cycles required when device is in read mode.
- 6. The Reset command is required to return to the read mode when the device is in the autoselect mode or if DQ5 goes high.
- 7. The fourth cycle of the autoselect command sequence is a read cycle.
- 8. The data is 00h for an unprotected sector and 01h for a protected sector. The complete bus address in the fourth

- cycle is composed of the sector address (A16–A12), A1 = 1, and A0 = 0.
- 9. The Unlock Bypass command is required prior to the Unlock Bypass Program command.
- 10. The Unlock Bypass Reset command is required to return to reading array data when the device is in the Unlock Bypass mode.
- 11. The system may read and program functions in nonerasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.
- 12. The Erase Resume command is valid only during the Erase Suspend mode.
- 13. See "Erase and Programming Performance" on page 36 for more information.

### WRITE OPERATION STATUS

The device provides several bits to determine the status of a write operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table 6 on page 21 and the following subsections describe the functions of these bits. DQ7, and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. These three bits are discussed first.

### DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Algorithm is in progress or completed, or whether the device is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the program or erase command sequence.


During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 1 µs, then the device returns to reading array data.

During the Embedded Erase algorithm, Data# Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. This is analogous to the complement/true datum output described for the Embedded Program algorithm: the erase function changes all the bits in a sector to "1"; prior to this, the device outputs the "complement," or "0." The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 100  $\mu s$ , then the device returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

When the system detects DQ7 has changed from the complement to true data, it can read valid data at DQ7–DQ0 on the *following* read cycles. This is because DQ7 may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. Figure 17, on page 31, Data# Polling Timings (During Embedded Algorithms), illustrates this.

Table 6 on page 21 shows the outputs for Data# Polling on DQ7. Figure 5 shows the Data# Polling algorithm.



### Notes:

- VA = Valid address for programming. During a sector erase operation, a valid address is an address within any sector selected for erasure. During chip erase, a valid address is any non-protected sector address.
- DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

Figure 5. Data# Polling Algorithm

### DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the

command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle (The system may use either OE# or CE# to control the read cycles). When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100  $\mu s$ , then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).

If a program address falls within a protected sector, DQ6 toggles for approximately 1  $\mu$ s after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

Table 6 on page 21 shows the outputs for Toggle Bit I on DQ6. Figure 6, on page 20 shows the toggle bit algorithm in flowchart form, and the section "Reading Toggle Bits DQ6/DQ2" on page 19 explains the algorithm. Figure 18, on page 31 shows the toggle bit timing diagrams. Figure 19, on page 32 shows the differences between DQ2 and DQ6 in graphical form. See also the subsection on "DQ2: Toggle Bit II", next.

# DQ2: Toggle Bit II

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that were selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both

status bits are required for sector and mode information. Refer to Table 6 on page 21 to compare outputs for DQ2 and DQ6.

Figure 6, on page 20 shows the toggle bit algorithm in flowchart form, and the section "Reading Toggle Bits DQ6/DQ2" explains the algorithm. See also the DQ6: Toggle Bit I subsection. Figure 18, on page 31 shows the toggle bit timing diagram. Figure 19, on page 32 shows the differences between DQ2 and DQ6 in graphical form.

# Reading Toggle Bits DQ6/DQ2

Refer to Figure 6, on page 20 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.


However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on "DQ5: Exceeded Timing Limits" on page 19). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not completed the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 6, on page 20).

Table 6 on page 21 shows the outputs for Toggle Bit I on DQ6. Figure 6, on page 20 shows the toggle bit algorithm. Figure 18, on page 31 shows the toggle bit timing diagrams. Figure 19, on page 32 shows the differences between DQ2 and DQ6 in graphical form. See also the subsection on "DQ2: Toggle Bit II" on page 19.

# **DQ5: Exceeded Timing Limits**

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under



#### Notes:

- Read toggle bit twice to determine whether or not it is toggling. See text.
- 2. Recheck toggle bit because it may stop toggling as DQ5 changes to "1". See text.

Figure 6. Toggle Bit Algorithm

these conditions DQ5 produces a "1." This is a failure condition that indicates the program or erase cycle was not successfully completed.

The DQ5 failure condition may appear if the system tries to program a "1" to a location that is previously programmed to "0." Only an erase operation can change a "0" back to a "1." Under this condition, the device halts the operation, and when the operation has exceeded the timing limits, DQ5 produces a "1."

Under both these conditions, the system must issue the reset command to return the device to reading array data.

### **DQ3: Sector Erase Timer**

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not an erase operation has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire timeout also applies after each additional sector erase command. When the time-out is complete, DQ3 switches from "0" to "1." If the time between additional sector erase commands from the system can be assumed to be less than 50 µs, the system need not monitor DQ3. See also "Sector Erase Command Sequence" on page 15.

After the sector erase command sequence is written, the system should read the status on DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure the device has accepted the command sequence, and then read DQ3. If DQ3 is "1", the internally controlled erase cycle has begun; all further commands (other than Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0", the device accepts additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted. Table 6 on page 21 shows the outputs for DQ3.



# Table 6. Write Operation Status

	Operation	DQ7 (Note 2)	DQ6	DQ5 (Note 1)	DQ3	DQ2 (Note 2)
Standard	Embedded Program Algorithm	DQ7#	Toggle	0	N/A	No toggle
Mode	Embedded Erase Algorithm	0	Toggle	0	1	Toggle
Erase	Reading within Erase Suspended Sector	1	No toggle	0	N/A	Toggle
Suspend Mode	Reading within Non-Erase Suspended Sector	Data	Data	Data	Data	Data
	Erase-Suspend-Program	DQ7#	Toggle	0	N/A	N/A

### Notes:

- 1. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See "DQ5: Exceeded Timing Limits" for more information.
- 2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.

### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature Plastic Packages
Ambient Temperature with Power Applied65°C to +125°C
Voltage with Respect to Ground All pins except A9, OE# and RESET#
(Note 1)0.5 V to V <sub>CC</sub> +0.5 V
V <sub>CC</sub> (Note 1)
A9, OE#, and RESET# (Note 2) $\dots$ -0.5 V to +12.5 V
Output Short Circuit Current (Note 3) 200 mA
Notes:

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may undershoot  $V_{SS}$  to -2.0 V for periods of up to 20 ns. See Figure 7. Maximum DC voltage on input or I/O pins is  $V_{CC}$  +0.5 V. During voltage transitions, input or I/O pins may overshoot to  $V_{CC}$  +2.0 V for periods up to 20 ns. See Figure 8.
- Minimum DC input voltage on pins A9, OE#, and RESET# is -0.5 V. During voltage transitions, A9, OE#, and RESET# may undershoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. See Figure 7. Maximum DC input voltage on pin A9 is +12.5 V which may overshoot to 14.0 V for periods up to 20 ns.
- No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.
- 4. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 7. Maximum Negative Overshoot Waveform




Figure 8. Maximum Positive Overshoot Waveform

### **OPERATING RANGES**

### Commercial (C) Devices

Ambient Temperature (T<sub>A</sub>) . . . . . . . . . 0°C to +70°C

### Industrial (I) Devices

Ambient Temperature (T<sub>A</sub>) . . . . . . . . -40°C to +85°C

### **Extended (E) Devices**

Ambient Temperature (T<sub>A</sub>) . . . . . . . -55°C to +125°C

### **V<sub>CC</sub>** Supply Voltages

 $V_{CC}$  for regulated voltage range. . . . . +3.0 V to 3.6 V

V<sub>CC</sub> for full voltage range . . . . . . . . . +2.7 V to 3.6 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## **DATA SHEET**

# DC CHARACTERISTICS CMOS Compatible


Parameter	Description	Test Conditions	6	Min	Тур	Max	Unit
I <sub>LI</sub>	Input Load Current	$V_{IN} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC \text{ max}}$			±1.0	μA	
I <sub>LIT</sub>	A9 Input Load Current	$V_{CC} = V_{CC \text{ max}}; A9 = 1$	12.5 V			35	μΑ
I <sub>LR</sub>	RESET# Input Load Current	$V_{CC} = V_{CC \text{ max}}$ ; RESE 12.5 V	T# =			35	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC \text{ max}}$				±1.0	μΑ
	V <sub>CC</sub> Active Read Current	CF# V OF# V	5 MHz		7	12	^
I <sub>CC1</sub>	(Notes 1, 2)	$CE# = V_{IL}, OE# = V_{IH}$	1 MHz		2	4	mA
I <sub>CC2</sub>	V <sub>CC</sub> Active Write Current (Notes 2, 3, 5)	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub>		15	30	mA	
I <sub>CC3</sub>	V <sub>CC</sub> Standby Current (Note 2)	CE#, RESET# = V <sub>CC</sub>	± 0.3 V		0.2	5	μΑ
I <sub>CC4</sub>	V <sub>CC</sub> Reset Current (Note 2)	RESET# = V <sub>SS</sub> ± 0.3 \	/		0.2	5	μΑ
I <sub>CC5</sub>	Automatic Sleep Mode (Notes 2, 4)	$V_{IH} = V_{CC} \pm 0.3 \text{ V};$ $V_{IL} = V_{SS} \pm 0.3 \text{ V}$			0.2	5	μΑ
V <sub>IL</sub>	Input Low Voltage			-0.5		0.8	V
V <sub>IH</sub>	Input High Voltage			0.7 x V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
V <sub>ID</sub>	Voltage for Autoselect and Temporary Sector Unprotect	V <sub>CC</sub> = 3.3 V		11.5		12.5	٧
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 4.0 \text{ mA}, V_{CC} = V$	CC min			0.45	V
V <sub>OH1</sub>	Output High Voltage	$I_{OH} = -2.0 \text{ mA}, V_{CC} =$	V <sub>CC min</sub>	0.85 V <sub>CC</sub>			V
V <sub>OH2</sub>	Output High Voltage	$I_{OH} = -100 \ \mu A, \ V_{CC} =$	V <sub>CC min</sub>	V <sub>CC</sub> -0.4			
V <sub>LKO</sub>	Low V <sub>CC</sub> Lock-Out Voltage (Note 5)			2.3		2.5	V

# Notes:

- 1. The  $I_{CC}$  current listed is typically less than 2 mA/MHz, with OE# at  $V_{IH}$ .
- 2. Maximum  $I_{CC}$  specifications are tested with  $V_{CC} = V_{CCmax}$ .
- 3.  $I_{CC}$  active while Embedded Erase or Embedded Program is in progress.
- 4. Automatic sleep mode enables the low power mode when addresses remain stable for tACC + 30 ns. Typical sleep mode current is 200 nA.
- 5. Not 100% tested.


# DC CHARACTERISTICS (CONTINUED)

# **Zero Power Flash**



Note: Addresses are switching at 1 MHz

Figure 9. I<sub>CC1</sub> Current vs. Time (Showing Active and Automatic Sleep Currents)



**Note:** *T* = 25 °C

Figure 10. Typical I<sub>CC1</sub> vs. Frequency



# **TEST CONDITIONS**




Figure 11. Test Setup

# Table 7. Test Specifications

Test Condition	-45R, -55	-70, -90	Unit
Output Load	1 -	TTL gate	
Output Load Capacitance, C <sub>L</sub> (including jig capacitance)	30	pF	
Input Rise and Fall Times	5	ns	
Input Pulse Levels	0.0-	-3.0	<b>V</b>
Input timing measurement reference levels	1.5		٧
Output timing measurement reference levels	1.	V	

# **KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS					
	Steady						
	Cha	Changing from H to L					
_////	Cha	nging from L to H					
	Don't Care, Any Change Permitted Changing, State Unknown						
<del>\</del>	Does Not Apply Center Line is High Impedance State (High						




Figure 12. Input Waveforms and Measurement Levels

# **Read Operations**

Param	eter					Speed Option				
JEDEC	Std	Desc	Description		up	-45R	-55	-70	-90	Unit
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time (N	Note 1)		Min	45	55	70	90	ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Output [	Address to Output Delay		Max	45	55	70	90	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable to Outp	Chip Enable to Output Delay		Max	45	55	70	90	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to O	Output Enable to Output Delay		Max	25	30	30	35	ns
t <sub>EHQZ</sub>	t <sub>DF</sub>	Chip Enable to Outp	out High Z (Note 1)		Max	10	15	16	16	ns
t <sub>GHQZ</sub>	t <sub>DF</sub>	Output Enable to O	utput High Z (Note 1)		Max	10	15	16	16	ns
		Outrot Frankla	Read		Min		(	)		ns
	t <sub>OEH</sub>	Output Enable Hold Time (Note 1)	Toggle and Data# Polling		Min	10			ns	
t <sub>AXQX</sub>	t <sub>OH</sub>		rom Addresses, CE# Occurs First (Note 1)		Min	0				ns

### Note:

- 1. Not 100% tested.
- 2. See Figure 11 and Table 7 for test specifications.





Figure 13. Read Operations Timings

# **Hardware Reset (RESET#)**

Paran	neter							
JEDEC	Std	Description	Test Setup		Test Setup		All Speed Options	Unit
	t <sub>READ</sub>	RESET# Pin Low (During Embedded Algorithms) to Read or Write (See Note)		Max	20	μs		
	t <sub>READ</sub>	RESET# Pin Low (NOT During Embedded Algorithms) to Read or Write (See Note)		Max	500	ns		
	t <sub>RP</sub>	RESET# Pulse Width		Min	500	ns		
	t <sub>RH</sub>	RESET# High Time Before Read (See Note)		Min	50	ns		
	t <sub>RPD</sub>	RESET# Low to Standby Mode		Min	20	μs		

Note: Not 100% tested.



Reset Timings during Embedded Algorithms





Figure 14. RESET# Timings

# **Erase/Program Operations**

Param	neter				Speed Options			
JEDEC	Std	Description		-45R	-55	-70	-90	Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time (Note 1)	Min	45	55	70	90	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time	Min		(	)		ns
$t_{WLAX}$	t <sub>AH</sub>	Address Hold Time	Min	35	45	45	45	ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup Time	Min	20	20	35	45	ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold Time	Min		(	)		ns
	t <sub>OES</sub>	Output Enable Setup Time (Note 1)	Min	0				ns
t <sub>GHWL</sub>	t <sub>GHWL</sub>	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0				ns
t <sub>ELWL</sub>	t <sub>CS</sub>	CE# Setup Time	Min		(	)		ns
t <sub>WHEH</sub>	t <sub>CH</sub>	CE# Hold Time	Min		(	)		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Pulse Width	Min	25	30	35	35	ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Pulse Width High	Min		3	0		ns
t <sub>WHWH1</sub>	t <sub>WHWH</sub>	Programming Operation (Note 2)	Тур	9			μs	
t <sub>WHWH2</sub>	t <sub>WHWH</sub>	Sector Erase Operation (Note 2)	Тур	0.7			sec	
	t <sub>VCS</sub>	V <sub>CC</sub> Setup Time (Note 1)	Min		5	0		μs


### Notes:

- 1. Not 100% tested.
- 2. See "Erase and Programming Performance" for more information.




**Note:** PA = program address, PD = program data, DOUT is the true data at the program address.

Figure 15. Program Operation Timings




**Note:** SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status").

Figure 16. Chip/Sector Erase Operation Timings




**Note:** VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 17. Data# Polling Timings (During Embedded Algorithms)



**Note:** VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status reacycle, and array data read cycle.

Figure 18. Toggle Bit Timings (During Embedded Algorithms)



**Note:** The system can use OE# or CE# to toggle DQ2/DQ6. DQ2 toggles only when read at an address within an erase-suspended sector.

Figure 19. DQ2 vs. DQ6

# **Temporary Sector Unprotect**

Param	neter				
JEDEC	Std	Description	All Speed Options		Unit
	t <sub>VIDR</sub>	V <sub>ID</sub> Rise and Fall Time	Min	500	ns
	t <sub>RSP</sub>	RESET# Setup Time for Temporary Sector Unprotect	Min	4	μs

Note: Not 100% tested.





Figure 20. Temporary Sector Unprotect Timing Diagram



**Note:** For sector protect, A6 = 0, A1 = 1, A0 = 0. For sector unprotect, A6 = 1, A1 = 1, A0 = 0.


Figure 21. In-System Sector Protect/Unprotect Timing Diagram

# **Alternate CE# Controlled Erase/Program Operations**

Para	ımeter			Speed Options				
JEDEC	Std	Description		-45	-55	-70	-90	Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time (Note 1)	Min	45	55	70	90	ns
t <sub>AVEL</sub>	t <sub>AS</sub>	Address Setup Time	Min		(	)		ns
t <sub>ELAX</sub>	t <sub>AH</sub>	Address Hold Time	Min	35	45	45	45	ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Setup Time	Min	20	20	35	45	ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold Time	Min	0				ns
	t <sub>OES</sub>	Output Enable Setup Time (Note 1)	Min	0				ns
t <sub>GHEL</sub>	t <sub>GHEL</sub>	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0				ns
t <sub>WLEL</sub>	t <sub>WS</sub>	WE# Setup Time	Min		(	)		ns
t <sub>EHWH</sub>	t <sub>WH</sub>	WE# Hold Time	Min		(	)		ns
t <sub>ELEH</sub>	t <sub>CP</sub>	CE# Pulse Width	Min	25 30 35		35	ns	
t <sub>EHEL</sub>	t <sub>CPH</sub>	CE# Pulse Width High	Min	30				ns
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Programming Operation (Notes 1, 2)	Тур	9				μs
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation (Notes 1, 2)	Тур		0	.7		sec

### Notes:

- 1. Not 100% tested.
- 2. See "Erase and Programming Performance" on page 36 for more information.



#### Notes

- 1. Figure indicates the last two bus cycles of the program or erase command sequence.
- 2. PA program address, SA = Sector Address, PD = program data, DQ7# = complement of the data written to the device, D<sub>OUT</sub> = data written to the device.

Figure 22. Alternate CE# Controlled Write Operation Timings

### **ERASE AND PROGRAMMING PERFORMANCE**

Parameter	Typ (Note 1)	Max (Note 2)	Unit	Comments
Sector Erase Time	0.7	15	s	Excludes 00h programming
Chip Erase Time	7		S	prior to erasure (Note 4)
Byte Programming Time	9	300	μs	Excludes system level
Chip Programming Time (Note 3)	1.1	3.3	S	overhead (Note 5)

### Notes:

- 1. Typical program and erase times assume the following conditions: 25×C, 3.0 V VCC, 1,000,000 cycles. Additionally, programming typicals assume checkerboard pattern.
- 2. Under worst case conditions of 90°C, VCC = 2.7 V (3.0 V for -45R), 1,000,000 cycles.
- 3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum program times listed.
- 4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
- 5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Table 5 on page 17 for further information on command definitions.
- 6. The device has a minimum erase and program cycle endurance of 1,000,000 cycles.

### LATCHUP CHARACTERISTICS

Description	Min	Max
Input voltage with respect to V <sub>SS</sub> on all pins except I/O pins (including A9, OE#, and RESET#)	–1.0 V	13.0 V
Input voltage with respect to V <sub>SS</sub> on all I/O pins	-1.0 V	VCC + 1.0 V
V <sub>CC</sub> Current	–100 mA	+100 mA

Includes all pins except  $V_{CC}$ . Test conditions:  $V_{CC} = 3.0 \text{ V}$ , one pin at a time.

### **TSOP PIN CAPACITANCE**

Parameter Symbol	Parameter Description	Test Setup	Тур	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0	6	7.5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0	8.5	12	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	7.5	9	pF

### Notes:


- 1. Sampled, not 100% tested.
- 2. Test conditions  $T_A = 25$ °C, f = 1.0 MHz.

### **PLCC PIN CAPACITANCE**

Parameter Symbol	Parameter Description	Test Setup	Тур	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0	4	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0	8	12	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>PP</sub> = 0	8	12	pF

### Notes:

- 1. Sampled, not 100% tested.
- 2. Test conditions  $T_A = 25$ °C, f = 1.0 MHz.







# **DATA RETENTION**


Parameter	Test Conditions	Min	Unit
Minimum Pattern Data Patentian Time	150×C	10	Years
Minimum Pattern Data Retention Time	125×C	20	Years


# **PHYSICAL DIMENSIONS**


# PL 032—32-Pin Plastic Leaded Chip Carrier











PACKAGE	PL32		
JEDEC	MD-052(A)AE		
SYMBOL	MIN	MAX	
А	.125	.140	
A1	.080	.095	
$\mathbb{D}$	.485	.495	
D1	.447	.453	
D2	.390	.430	
D3	.300	REF	
E	.585	.595	
E1	.547	.553	
E2	.490	.530	
E3	.400	REF	
С	.009	.015	

### NOTES:

Dwg rev AH; 10/99

- 1. ALL DIMENSIONS ARE IN INCHES.
- DIMENSIONS "D" AND "E" ARE MEASURED FROM DUTERMOST POINT.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE CORNER MOLD FLASH, ALLOWABLE CORNER MOLD FLASH IS .010"
- ADDIMENSIONS "A", "A1", "D2" AND "E2" ARE
  MEASURED AT THE POINTS OF CONTACT TO BASE PLANE
- LEAD SPACING AS MEASURED FROM CENTERLINE
- TO CENTERLINE SHALL BE WITHIN ±.005".

  J-LEAD TIPS SHOULD BE LOCATED INSIDE THE "POCKET.
- 7. LEAD COPLANARITY SHALL BE WITHIN .004" AS MEASURED FROM SEATING PLANE, COPLANARITY IS MEASURED PER AMD 06-500.
- 8. LEAD TWEEZE SHALL BE WITHIN .0045" ON EACH SIDE AS MEASURED FROM A VERTICAL FLAT PLANE. TWEEZE IS MEASURED PER AMD 06-500.
- LEAD POCKET MAY BE RECTANGULAR (AS SHOWN) OR OVAL.


  IF CORNER LEAD POCKETS ARE CONNECTED THEN 5 MILS

  MINIMUM CORNER LEAD SPACING IS REQUIRED.



## PHYSICAL DIMENSIONS\*

## TS 032—32-Pin Standard Thin Small Outline Package



Package	TS 32		
Jedec	MO-142 (B) BD		
Symbol	MIN	NDM	MAX
А	_	_	1.20
A1	0.05	_	0.15
A2	0.95	1.00	1.05
b1	0.17	0.20	0.23
b	0.17	0.22	0.27
⊂1	0.10	_	0.16
С	0.10	_	0.21
D	19.80	20.00	20.20
D1	18.30	18.40	18.50
E	7.90	8.00	8.10
е	0.50 BASIC		
L	0.50	0.60	0.70
θ	0°	3°	5°
R	0.08	_	0.20
N	32		

### NOTES:

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm).

(DIMENSIONING AND TOLERANCING CONFORMS TO ANSI Y14.5M-1982)

?\ `PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

A PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.

TO BE DETERMINED AT THE SEATING PLANE [-C]. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION, ALLOWABLE MOLD PROTUSION IS 0.15mm (.0059\*) PER SIDE.

DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTUSION. ALLOWABLE DAMBAR PROTUSION SHALL BE 0.08mm (0.0031") TOTAL IN EXCESS OF 6 DIMENSION AT MAX. MATERIAL CONDITION. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm (0.0028").

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm (.0039\*) AND 0.25mm (0.0098\*) FROM THE LEAD TIP.

8. LEAD COPLANARITY SHALL BE WITHIN 0.10mm (0.004") AS MEASURED FROM THE SEATING PLANE.

DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

<sup>\*</sup> For reference only. BSC is an ANSI standard for Basic Space Centering.

### **REVISION SUMMARY**

## **Revision A (January 1998)**

Initial release. (This revision also represented the Am29LV010B device.)

# Revision A+1 (February 1998)

### **Logic Symbol**

Deleted the BYTE# input from the drawing. (This revision also represented the Am29LV010B device.)

### Revision B (April 1998)

Split the Am29LV001B/Am29LV010B data sheet, with the elimination of all references to Am29LV010B.

# Revision C (April 1998)

### Global

Deleted 120 ns speed option; added 90 ns speed option.

### **Distinctive Characteristics**

Changed process technology to 0.35 µm.

### **Temporary Sector Unprotect**

Entered timing specifications for t<sub>VIDB</sub> and t<sub>BSP</sub>

### **Erase and Programming Performance**

Changed endurance in Note 2 to 1 million cycles; added worst case voltage for -45R speed option.

### **Revision D (January 1999)**

## **Distinctive Characteristics**

Changed process technology to 0.32 µm.

### DC Characteristics—CMOS Compatible

 $I_{\rm CC1}$ ,  $I_{\rm CC2}$ ,  $I_{\rm CC3}$ ,  $I_{\rm CC4}$ ,  $I_{\rm CC5}$ : Added Note 2 "Maximum  $I_{\rm CC}$  specifications are tested with  $V_{\rm CC} = V_{\rm CCmax}$ ".

 $I_{CC3}$ ,  $I_{CC4}$ : Deleted  $V_{CC} = V_{CCmax}$ .

# Figure 20. Temporary Sector Unprotect Timing Diagram

Modified second t<sub>VIDR</sub> parameter.

### **Data Retention**

Added new table.

# Revision E (November 17, 1999)

# AC Characteristics—Figure 15. Program Operations Timing and Figure 16. Chip/Sector Erase Operations

Deleted t<sub>GHWL</sub> and changed OE# waveform to start at high.

### **Physical Dimensions**

Replaced figures with more detailed illustrations.

### Revision E+1 (November 13, 2000)

Added table of contents. Deleted the burn-in option from the Ordering Information section.

# Revision F (September 26, 2002)

#### Global

The 45 ns speed option is now available in the industrial temperature range.

#### **Command Definitions**

In the introductory paragraph, modified text to indicate that incorrectly written command sequences may place the device in an unknown state.

### **DC Characteristics**

Added RESET# input load current specification to table.

### **AC Characteristics, Read Operations**

Changed t<sub>DF</sub> to 16 ns for 70 and 90 ns speed options.

# Revision F+1 (October 21, 2004)

### Global

Added Colophon

### **Ordering Information**

Added temperature ranges for Pb-free package types

### **Valid Combinations**

Added valid combination types

### Revision F+2 (July 20, 2005)

### **Ordering Information**

Changed to include Pb-free for PDIP or PLCC package.

### Revision F3 (February 20, 2006)

### Global

Removed Reverse TSOP option.

### **Revision F4 (May 5, 2006)**

#### Global

Added obsolescence information.



### Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion LLC will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

### Trademarks

Copyright © 2000–2006 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc.

ExpressFlash is a trademark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.