

August 15, 2008

# LM95235/LM95235Q

# Precision Remote Diode Temperature Sensor with SMBus Interface and TruTherm™ Technology

# **General Description**

The LM95235 is an 11-bit digital temperature sensor with a 2-wire System Management Bus (SMBus) interface and TruTherm technology that can monitor the temperature of a remote diode as well as its own temperature. The LM95235 can be used to very accurately monitor the temperature of external devices such as microprocessors, graphics processors, or a diode-connected MMBT3904 transistor. For automotive applications the LM95235Q is available that is AEC-Q100 Grade3 compliant and is manufactured on an Automotive Grade Flow. TruTherm BJT (transistor) beta compensation technology allows the LM95235 to precisely monitor thermal diodes found in 90 nm and smaller geometry processes. LM95235 reports temperature in two different formats for +127.875°C/-128°C range and 0°C/255°C range. The LM95235 T\_CRIT and OS outputs are asserted when either unmasked channel exceeds its programmed limit and can be used to shutdown the system, to turn on the system fans, or as a microcontroller interrupt function. The current status of the T CRIT and OS pins can be read back from the status registers via the SMBus interface. All limits have a shared programmable hysteresis register.

The remote temperature channel of the LM95235 has a programmable digital filter. The LM95235 contains a diode model selection bit to select between a typical Intel® processor on a 65 nm or 90 nm process or MMBT3904, as well as an offset register for maximum flexibility and best accuracy.

The LM95235 has a three-level address pin to connect up to 3 devices to the same SMBus master, that is shared with the OS output. The LM95235 has a programmable conversion rate register and a standby mode to save power. One conversion can be triggered in standby mode by writing to the one-shot register.

#### **Features**

- Remote and Local temperature channels
- TruTherm BJT beta compensation technology
- LM95235Q is AEC-Q100 Grade 3 compliant and is manufactured on an Automotive Grade Flow

- Diode Model Selection Bit MMBT3904 or 65/90 nm processor diodes
- Two Formats: -128°C to 127.875°C and 0°C to 255.875°C
- Digital filter for remote channel
- Programmable TCRIT and OS thresholds
- Programmable shared hysteresis register
- Diode Fault Detection
- Mask, Offset, and Status Registers
- SMBus 2.0 compatible interface, supports TIMEOUT
- Programmable conversion rate for best power consumption
- Three-level address pin
- Standby mode one-shot conversion control
- Pin-for-pin compatible with the LM86/LM89
- 8-pin MSOP package

### **Key Specifications**

<ul><li>Supply Voltage</li></ul>	3.0 V 10 3.6 V
■ Supply Current, Conv. Rate = 1 Hz	350 μA (typ)
■ Remote Diode Temperature Accuracy	

T = 25°C to 85°C: T = 60°C to 100°C

 $T_A = 25^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}; T_D = 60^{\circ}\text{C to } 100^{\circ}\text{C}$   $\pm 0.75^{\circ}\text{C (max)}$  $T_A = 25^{\circ}\text{C to } 85^{\circ}\text{C}; T_D = 40^{\circ}\text{C to } 125^{\circ}\text{C}$   $\pm 1.5^{\circ}\text{C (max)}$ 

■ Local Temperature Accuracy


 $T_A = 25$ °C to 100°C  $\pm 2.0$ °C (max)

■ Conversion Rate, Both Channels 16 to 0.4 Hz

# **Applications**

- Processor/Computer System Thermal Management (e.g. Laptops, Desktops, Workstations, Servers)
- Electronic Test Equipment and Office Electronics

# **Connection Diagram**




Turl term™ is a trademark of National Semiconductor Corporation.
Intel® is a registered trademark of Intel Corporation.
Pentium® is a registered trademark of Intel Corporation.

# **Ordering Information**

Order Code	Packag e Markin g	NS Package Number	Transport Media	Features
LM95235CIMM	T36C	MUA08A (MSOP-8)	1000 Units on Tape and Reel	T <sub>A</sub> = 25°C to 85°C
LM95235CIMMX	T36C	MUA08A (MSOP-8)	3500 Units on Tape and Reel	
LM95235DIMM	T36D	MUA08A (MSOP-8)	1000 Units on Tape and Reel	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C},$ $T_D = -40^{\circ}\text{C to } 125^{\circ}\text{C}$
LM95235DIMMX	T36D	MUA08A (MSOP-8)	3500 Units on Tape and Reel	
LM95235EIMM	T36E	MUA08A (MSOP-8)	1000 Units on Tape and Reel	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C},$ $T_D = -40^{\circ}\text{C to } 125^{\circ}\text{C}, 3904 \text{ only}$
LM95235EIMMX	T36E	MUA08A (MSOP-8)	3500 Units on Tape and Reel	
LM95235QEIMM	36QE	MUA08A (MSOP-8)	1000 Units on Tape and Reel	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C},$ $T_D = -40^{\circ}\text{C to } 125^{\circ}\text{C}, 3904 \text{ only}$
LM95235QEIMMX	36QE	MUA08A (MSOP-8)	3500 Units on Tape and Reel	AEC-Q100 Grade 3 Compiant with Automotive Grade Flow

# **Simplified Block Diagram**




w national com

# **Pin Descriptions**

Pin Number	Name	Туре	Function and Connection
1	V <sub>DD</sub>	Power	Device power supply. Requires bypass capacitor of 10 $\mu$ F in parallel with 0.1 $\mu$ F and 100 pF. Place 100 pF closest to device pin.
2	D+	Analog Input/Output	Positive input from the thermal diode.
3	D-	Analog Input/Output	Negative input from the thermal diode.
4	T_CRIT	Digital Output	Critical temperature output. Open-drain output requires pull-up resistor. Active "LOW".
5	GND	Ground	Device ground.
6	ŌS/A0	Digital Input/Output	Over-temperature shutdown comparator output or SMBus slave address input. Defaults as an SMBus slave address input that selects one of three addresses. Can be tied to $V_{DD}$ , GND, or to the middle of a resistor divider connected between $V_{DD}$ and GND. When programmed as an $\overline{OS}$ comparator output it is active "Low" and open drain.
7	SMBDAT	Digital Input/Output	SMBus interface data pin. Open-drain output requires pull-up resistor.
8	SMBCLK	Digital Input	SMBus interface clock pin.

# **Typical Application**



### **Absolute Maximum Ratings** (Note 1)

	•
Supply Voltage, V <sub>DD</sub>	-0.3V to 6.0V
Voltage at SMBDAT, SMBCLK,	-0.5V to 6.0V
T_CRIT, OS/A0 Pins	
Voltage at Other Pins	$(V_{DD} + 0.3V)$
Input Current at D- Pin (Note 4)	±1 mA
Input Current at All Other Pins	
(Note 4)	±5 mA
Output Sink Current	
SMBDAT, T_Crit, OS Pins	10 mA
Package Input Current (Note 4)	30 mA
ESD Susceptibility (Note 3)	
Human Body Model	2500V
Machine Model	250V
Charged Device Model	1000V

Junction Temperature (Note 2)

Storage Temperature

# **Operating Ratings**

(Note 1)

Operating Temperature Range -40°C to +125°C

**Electrical Characteristics** 

 $T_{MIN} \le T_A \le T_{MAX}$ Temperature Range LM95235CIMM

 $0^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$ LM95235DIMM

-40°C ≤  $T_A$  ≤ +85°C -40°C ≤  $T_A$  ≤ +85°C LM95235EIMM, LM95235QEIMM

Supply Voltage (VDD) +3.0V to +3.6V

Soldering process with National must comply Semiconductor's Reflow Temperature Profile specifications. Refer to www.national.com/packaging. (Note 5)

### Temperature-to-Digital Converter Characteristics

Unless otherwise noted, these specifications apply for  $V_{DD} = +3.0 \text{ Vdc}$  to 3.6 Vdc. **Boldface limits apply for T\_A = T\_J = -4.0 \text{ Vdc}** 

+125°C

-65°C to +150°C

 $T_{MIN} \le T_A \le T_{MAX}$ ; all other limits  $T_A = T_J = +25$ °C, unless otherwise noted.  $T_J$  is the junction temperature of the LM95235.  $T_A$  is the ambient temperature of the LM95235.  $T_D$  is the junction temperature of the remote thermal diode.

			CIMM Limits (Note 7)	DIMM/ Limits (Note 7)	EIMM LM95235 QEIMM Limits (Note 7)	
$T_A = 25^{\circ}C \text{ to } +100^{\circ}C$		±1	±2	±2	±2	°C (max)
$T_A = -40^{\circ}C \text{ to } +25^{\circ}C$				±6.0	±6.0	°C (max)
$T_A = +25^{\circ}\text{C to } +85^{\circ}\text{C};$ $T_D = +60^{\circ}\text{C to } +100^{\circ}\text{C}$	65nm Intel Processor	±0.5	±0.75	±0.75	±0.75	°C (max)
$T_A = +25^{\circ}C \text{ to } +85^{\circ}C;$ $T_D = +60^{\circ}C \text{ to } +100^{\circ}C$	MMBT3904	±0.5	±1.0	±1.0	±1.0	°C (max)
$T_A = +25^{\circ}C \text{ to } +85^{\circ}C;$ $T_D = +40^{\circ}C \text{ to } +120^{\circ}C$	MMBT3904 or 65nm Intel Processor	±0.75	±1.5	±1.5	±1.5	°C (max)
$T_A = -40$ °C to +25°C; $T_D = +25$ °C to +125°C	MMBT3904 or 65nm Intel Processor			±3.0		°C (max)
$T_A = -40^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_D = +25^{\circ}\text{C to } +125^{\circ}\text{C}$	MMBT3904				±3.0	°C (max)
$T_A = -40^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_D = -40^{\circ}\text{C to } +25^{\circ}\text{C}$	MMBT3904			±5.0	±5.0	°C (max)
Digital Filter Off		11				Bits
Digital Filler Off		0.125				°C
Digital Filter On		13				Bits
		+				°C
		-				Bits
Lead and Demote Of		ł	70	70	70	°C
		1	12	12	12	ms (max) ms
	$T_A = -40^{\circ}\text{C to } +25^{\circ}\text{C}$ $T_A = +25^{\circ}\text{C to } +85^{\circ}\text{C};$ $T_D = +60^{\circ}\text{C to } +100^{\circ}\text{C}$ $T_A = +25^{\circ}\text{C to } +85^{\circ}\text{C};$ $T_D = +60^{\circ}\text{C to } +100^{\circ}\text{C}$ $T_A = +25^{\circ}\text{C to } +85^{\circ}\text{C};$ $T_D = +40^{\circ}\text{C to } +120^{\circ}\text{C}$ $T_A = -40^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_D = +25^{\circ}\text{C to } +125^{\circ}\text{C}$ $T_A = -40^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_D = +25^{\circ}\text{C to } +125^{\circ}\text{C}$ $T_A = -40^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_D = +25^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_D = -40^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_D = -40^{\circ}\text{C to } +25^{\circ}\text{C}$ Digital Filter Off  Digital Filter On	$T_{A} = -40^{\circ}\text{C to } +25^{\circ}\text{C}$ $T_{A} = +25^{\circ}\text{C to } +85^{\circ}\text{C};$ $T_{D} = +60^{\circ}\text{C to } +100^{\circ}\text{C}$ $T_{A} = +25^{\circ}\text{C to } +85^{\circ}\text{C};$ $T_{D} = +60^{\circ}\text{C to } +100^{\circ}\text{C}$ $T_{A} = +25^{\circ}\text{C to } +85^{\circ}\text{C};$ $T_{D} = +60^{\circ}\text{C to } +100^{\circ}\text{C}$ $MMBT3904 \text{ or } 65\text{nm Intel } Processor$ $T_{A} = +25^{\circ}\text{C to } +120^{\circ}\text{C}$ $T_{D} = +40^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_{D} = +25^{\circ}\text{C to } +125^{\circ}\text{C}$ $T_{A} = -40^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_{D} = +25^{\circ}\text{C to } +125^{\circ}\text{C}$ $T_{A} = -40^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_{D} = +25^{\circ}\text{C to } +125^{\circ}\text{C}$ $T_{A} = -40^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_{D} = -40^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_{D} = -40^{\circ}\text{C to } +25^{\circ}\text{C}$ Digital Filter Off	$T_{A} = -40^{\circ}\text{C to } +25^{\circ}\text{C}$ $T_{A} = +25^{\circ}\text{C to } +85^{\circ}\text{C};$ $T_{D} = +60^{\circ}\text{C to } +100^{\circ}\text{C}$ $T_{A} = +25^{\circ}\text{C to } +85^{\circ}\text{C};$ $T_{D} = +60^{\circ}\text{C to } +100^{\circ}\text{C}$ $T_{A} = +25^{\circ}\text{C to } +85^{\circ}\text{C};$ $T_{D} = +60^{\circ}\text{C to } +100^{\circ}\text{C}$ $MMBT3904 \text{ or } 65\text{nm Intel } Processor$ $T_{A} = +25^{\circ}\text{C to } +85^{\circ}\text{C};$ $T_{D} = +40^{\circ}\text{C to } +120^{\circ}\text{C}$ $T_{D} = +25^{\circ}\text{C to } +125^{\circ}\text{C};$ $T_{D} = +25^{\circ}\text{C to } +125^{\circ}\text{C};$ $T_{D} = +25^{\circ}\text{C to } +125^{\circ}\text{C}$ $T_{A} = -40^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_{D} = +25^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_{D} = -40^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_{D} = -30^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_{D} = -3$	$T_{A} = -40^{\circ}\text{C to } +25^{\circ}\text{C}$ $T_{A} = +25^{\circ}\text{C to } +85^{\circ}\text{C};$ $T_{D} = +60^{\circ}\text{C to } +100^{\circ}\text{C}$ $T_{A} = +25^{\circ}\text{C to } +85^{\circ}\text{C};$ $T_{D} = +60^{\circ}\text{C to } +100^{\circ}\text{C}$ $T_{A} = +25^{\circ}\text{C to } +85^{\circ}\text{C};$ $T_{D} = +60^{\circ}\text{C to } +100^{\circ}\text{C}$ $MMBT3904$ $T_{A} = +25^{\circ}\text{C to } +85^{\circ}\text{C};$ $T_{D} = +40^{\circ}\text{C to } +120^{\circ}\text{C}$ $T_{D} = +40^{\circ}\text{C to } +120^{\circ}\text{C}$ $T_{D} = +25^{\circ}\text{C to } +125^{\circ}\text{C};$ $T_{D} = +25^{\circ}\text{C to } +125^{\circ}\text{C}$ $T_{D} = +25^{\circ}\text{C to } +125^{\circ}\text{C}$ $T_{D} = +25^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_{D} = +25^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_{D} = -40^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_{D} = -40^{\circ}\text{C to } +25^{\circ}\text{C};$ $T_{D} = -40^{\circ}\text{C to } +25^{\circ}\text{C}$ Digital Filter Off $\frac{11}{0.125}$ Digital Filter On $\frac{13}{0.03125}$ $\frac{11}{0.125}$ Local and Remote Channels $\frac{63}{72}$	$\begin{array}{c} T_{A} = -40^{\circ}\text{C to } +25^{\circ}\text{C} \\ T_{A} = +25^{\circ}\text{C to } +85^{\circ}\text{C}; \\ T_{D} = +60^{\circ}\text{C to } +100^{\circ}\text{C} \\ \end{array} \begin{array}{c} 65\text{nm Intel} \\ \text{Processor} \\ \end{array} \begin{array}{c} \pm 0.5 \\ \pm 0.75 \\ \end{array} \begin{array}{c} \pm 0.75 \\ \pm 0.75 \\ \end{array} \begin{array}{c} \pm 0.75 \\ \end{array} \\ \end{array} \begin{array}{c} \pm 0.75 \\ \end{array} \begin{array}{c} \pm$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

Parameter	Conditions	Typical (Note 6)	LM95235 CIMM Limits (Note 7)	LM95235 DIMM/ Limits (Note 7)	LM95235 EIMM LM95235 QEIMM Limits (Note 7)	Units
Quiescent Current	SMBus Inactive, 1 Hz conversion rate (Note 11)	350	650	650	650	μA (max)
	Standby Mode	300				μA
D- Source Voltage		400				mV
External Diode Current	High-level	172	225	225	225	μA (max)
Source	Low-level	10.75				μΑ
Diode Source Current Ratio		16				
Dawer On Deast Valtage			2.8	2.8	2.8	V (max)
Power-On Reset Voltage			1.6	1.6	1.6	V (min)
T_CRIT Pin Temperature Threshold	Default	+110				°C
OS Pin Temperature Threshold	Default	+85				°C

# **Logic Electrical Characteristics**

# **Digital DC Characteristics**

Unless otherwise noted, these specifications apply for  $V_{DD}$ = +3.0 Vdc to 3.6 Vdc. **Boldface limits apply for T\_A = T\_J = T\_{MIN} to T\_{MAX}; all other limits T\_A= T\_J= +25°C, unless otherwise noted.** 

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 6)	(Note 7)	(Limit)
SMBDAT, SMBC	LK INPUTS				
V <sub>IN(1)</sub>	Logical "1" Input Voltage			2.1	V (min)
V <sub>IN(0)</sub>	Logical "0" Input Voltage			0.8	V (max)
V <sub>IN(HYST)</sub>	SMBDAT and SMBCLK Digital Input Hysteresis		400		mV
I <sub>IN(1)</sub>	Logical "1" Input Current	$V_{IN} = V_{DD}$	-0.005	-10	μA (max)
I <sub>IN(0)</sub>	Logical "0" Input Current	V <sub>IN</sub> = 0 V	0.005	+10	μA (max)
C <sub>IN</sub>	Input Capacitance		5		pF
A0 DIGITAL INPU	JT .		•	•	
V <sub>IH</sub>	Input High Voltage			0.90 × V <sub>DD</sub>	V (min)
				0.57 × V <sub>DD</sub>	V (max)
V <sub>IM</sub>	Input Middle Voltage			0.43 × V <sub>DD</sub>	V (min)
V <sub>IL</sub>	Input Low Voltage			0.10 × V <sub>DD</sub>	V (max)
I <sub>IN(1)</sub>	Logical "1" Input Current	$V_{IN} = V_{DD}$	-0.005	-10	μA (max)
I <sub>IN(0)</sub>	Logical "0" Input Current	V <sub>IN</sub> = 0 V	0.005	+10	μΑ (max)
C <sub>IN</sub>	Input Capacitance		5		pF
SMBDAT, T_CRI	T, OS DIGITAL OUTPUTS	•	•		
I <sub>OH</sub>	High Level Output Leakage Current	$V_{OUT} = V_{DD}$		10	μA (max)
$V_{OL(\overline{T\_CRIT}, \overline{OS})}$	T_CRIT, OS Low Level Output Voltage	I <sub>OL</sub> = 6 mA		0.4	V (max)
	CMPDAT Low Lovel Output Voltage	I <sub>OL</sub> = 4 mA		0.4	V (max)
V <sub>OL(SMBDAT)</sub>	SMBDAT Low Level Output Voltage	$I_{OL} = 6 \text{ mA}$		0.6	V (max)
C <sub>OUT</sub>	Digital Output Capacitance		5		pF

5


# **SMBus Digital Switching Characteristics**

Unless otherwise noted, these specifications apply for  $V_{DD}$ = +3.0 Vdc to +3.6 Vdc,  $C_L$  (load capacitance) on output lines = 80 pF. **Boldface limits apply for T<sub>A</sub>** = **T**<sub>J</sub> = **T**<sub>MIN</sub> **to T**<sub>MAX</sub>; all other limits T<sub>A</sub> = T<sub>J</sub> = +25°C, unless otherwise noted.

The switching characteristics of the LM95235 fully meet or exceed the published specifications of the SMBus version 2.0. The following parameters are the timing relationships between SMBCLK and SMBDAT signals related to the LM95235. They adhere to, but are not necessarily, the SMBus specifications.

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 6)	(Note 7)	(Limit)
				100	kHz
$f_{SMB}$	SMBus Clock Frequency			10	(max)
					kHz (min)
$t_{LOW}$	SMBus Clock Low Time	from V <sub>IN(0)</sub> max to V <sub>IN(0)</sub> max		4.7	μs (min)
LOW	CINE DO CHOOK LOW THING	I IN(0) I IN(0) I IN(0) I IN(0)		25	ms (max)
t <sub>HIGH</sub>	SMBus Clock High Time	from V <sub>IN(1)</sub> min to V <sub>IN(1)</sub> min		4.0	μs (min)
$t_{R,SMB}$	SMBus Rise Time	(Note 12)	1		μs (max)
t <sub>F,SMB</sub>	SMBus Fall Time	(Note 13)	0.3		μs (max)
	Outrook Fall Time	C <sub>L</sub> = 400 pF,		050	()
t <sub>OF</sub>	Output Fall Time	I <sub>O</sub> = 3 mA, (Note 13)		250	ns (max)
	SMBDAT and SMBCLK Time Low for Reset of Serial			25	ms (min)
t <sub>TIMEOUT</sub>	Interface (Note 14)			35	ms (max)
t <sub>SU;DAT</sub>	Data In Setup Time to SMBCLK High			250	ns (min)
+	Data Out Stable after SMBCLK Low			300	ns (min)
t <sub>HD;DAT</sub>	Data Out Stable after SMBCLK LOW			1075	ns (max)
t	Start Condition SMBDAT Low to SMBCLK Low (Start			100	ns (min)
t <sub>HD;STA</sub>	condition hold before the first clock falling edge)			100	115 (11111)
tou omo	Stop Condition SMBCLK High to SMBDAT Low (Stop			100	ns (min)
t <sub>SU;STO</sub>	Condition Setup)			100	1.3 (11111)
t <sub>SU;STA</sub>	SMBus Repeated Start-Condition Setup Time,			0.6	μs (min)
-5U;51A	SMBCLK High to SMBDAT Low			0.0	μο (11111)
t <sub>BUF</sub>	SMBus Free Time Between Stop and Start Conditions			1.3	μs (min)

#### **SMBus Communication**



20174303

www.national.com

#### **Notes**

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is guaranteed to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating Ratings is not recommended.

Note 2: Thermal resistance junction-to-ambient when attached to a printed circuit board with 1 oz. foil and no airflow is:

 $\theta_{1\Delta}$  for MSOP-8 package = 210°C/W

Note 3: Human body model (HBM) is a charged 100 pF capacitor discharged into a 1.5 kΩ resistor. Machine model (MM), is a charged 200 pF capacitor discharged directly into each pin. Charged Device Model (CDM) simulates a pin slowly acquiring charge (such as from a device sliding down the feeder in an automated assembler) then rapidly being discharged.

**Note 4:** When the input voltage  $(V_1)$  at any pin exceeds the power supplies  $(V_1 < \text{GND or } V_1 > V_{DD})$ , the current at that pin should be limited to 5 mA. Parasitic components and or ESD protection circuitry are shown in the figures below for the LM95235's pins. Care should be taken not to forward bias the parasitic diodes on pins 2 and 3. Doing so by more than 50 mV may corrupt the temperature measurements. SNP refers to Snap-back device.

Pin #	Label	Circuit	Pin ESD Protection Structure Circuits		
1	V <sub>DD</sub>	Α	<b>□</b> V+		
2	D+	Α	]		
3	D-	Α		PIN	
4	T_CRIT	В	PIN D2	SNP	
5	GND	Α		Ĭ┡┦Ţ	
6	OS/A0	В	TD1 6.5V T CLAMP	<u> </u>	
7	SMBDAT	В	L	<b>∐</b> GND	
8	SMBCLK	В	GND	Circuit B	
			Circuit A		

Note 5: Reflow temperature profiles are different for packages containing lead (Pb) than for those that do not.

Note 6: Typical figures are at T<sub>A</sub> = 25°C and represent most likely parametric norms at the time of product characterization. The typical specifications are not guaranteed.

Note 7: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: Local temperature accuracy does not include the effects of self-heating. The rise in temperature due to self-heating is the product of the internal power dissipation of the LM95235 and the thermal resistance. See (Note 2) for the thermal resistance to be used in the self-heating calculation.

Note 9: The accuracy of the LM95235 is guaranteed when using a typical thermal diode of an Intel processor on a 65 nm process or an MMBT3904 diode-connected transistor, as selected in the Remote Diode Model Select register. See typical performance curve for performance with Intel processor on a 90nm process.

Note 10: This specification is provided only to indicate how often temperature data is updated. The LM95235 can be read at any time without regard to conversion state (and will yield last conversion result).

Note 11: Quiescent current will not increase substantially when the SMBus is active.


**Note 12:** The output rise time is measured from  $(V_{IN(0)} max - 0.15V)$  to  $(V_{IN(1)} min + 0.15V)$ .


Note 13: The output fall time is measured from  $(V_{IN(1)}min + 0.15V)$  to  $(V_{IN(0)}max - 0.15V)$ .

Note 14: Holding the SMBDAT and/or SMBCLK lines Low for a time interval greater than t<sub>TIMEOUT</sub> will reset the LM95235's SMBus state machine, therefore setting SMBDAT and SMBCLK pins to a high impedance state.


# **Typical Performance Characteristics**

Thermal Diode Capacitor or PCB Leakage Current Effect Remote Temperature Reading Sensitivity to Thermal Diode Remote Diode Temperature Reading Filter Capacitance, TruTherm Enabled






**Conversion Rate Effect on Average Power Supply Current** 







20174950

www.national.com

### 1.0 Functional Description

The LM95235 is a temperature sensor that measures Local and Remote temperature zones. The LM95235 uses a  $\Delta V_{\rm be}$  temperature sensing method. A differential voltage, representing temperature, is digitized using a Sigma-Delta analog to digital converter. TruTherm Technology allows the LM95235 to accurately sense the temperature of a thermal diode found on die fabricated using a sub-micron process. For more information on TruTherm Technology see Section 3.0 Application Hints. The LM95235 is compatible with the serial SMBus version 2.0 two-wire serial interface.

The LM95235 has  $\overline{OS}$  and  $\overline{TCRIT}$  open-drain digital outputs that indicate the state of the local and remote temperature readings when compared to user-programmable limits. If enabled, the local temperature is compared to the user-programmable Local Shared OS and TCRIT Limit Register (Default Value = 85°C). The comparison result can trigger the T\_CRIT pin and/or the OS pin depending on the settings of the Local TCRIT Mask and OS Mask bits found in Configuration Register 1. The comparison result can also be read back from Status Register 1. If enabled, the remote temperature is compared to the user-programmable Remote TCRIT Limit Register (Default Value = 110°C), and the Remote OS Limit Register (Default Value = 85°C) values. The comparison result can trigger the T\_CRIT pin and/or the OS pin depending on the settings of Configuration Register 1. The following table describes the default temperature settings for each measured temperature that triggers T\_CRIT and/or OS pins:

Output Pin	Remote, °C	Local, °C
T_CRIT	110	85
ŌS	85	85

The following table describes the limit register mapping to the  $\overline{T_CRIT}$  and/or  $\overline{OS}$  pins:

Output Pin	Remote	Local
T CRIT	Remote	Local Shared OS/TCRIT
I_OHII	TCRIT Limit	Limit
ŌS	Remote OS	Local Shared OS/TCRIT
05	Limit	Limit

The  $\overline{T_{CRIT}}$  and  $\overline{OS}$  outputs are open-drain, active low.

The remote temperature readings support a programmable digital filter. Based on the settings in Configuration Register 2 a digital filter can be turned on to improve the noise performance of the remote temperature as well as to increase the resolution of the temperature reading. If the filter is enabled the filtered readings are used for TCRIT and OS comparisons. The LM95235 may be placed in low power consumption (Standby) mode by setting the STOP/RUN bit found in Configuration Register 1. In the Standby mode, the LM95235's SMBus interface remains active while all circuitry not required is turned off. In the Standby mode the host can trigger one round of conversions by writing to the One-Shot Register. The value written into this register is not kept. Local and Remote temperatures will be converted once and the  $\overline{T_{CRIT}}$  and OS pins will reflect the comparison results based on this set of conversions results.

All the temperature readings are in 16-bit left-justified word format. The 10-bit plus sign local temperature reading is contained in two 8-bit registers: Local Temp MSB and Local Temp LSB Registers. The remote temperature supports both a 13-bit unsigned and a 12-bit plus sign format. These readings are available in their corresponding registers as described in the

LM95235 Register table. The lower 2-bits of the remote temperature reading will contain temperature information only if the digital filter is enabled. If the digital filter is disabled, these two bits will read back 0.

The signed and unsigned remote temperature readings are available simultaneously in separate registers, therefore allowing both negative temperatures and temperatures 128°C and above to be measured.

All Limit Registers support unsigned temperature format with 1°C LSb resolution. The Local Shared TCRIT and OS Limit Register is 7 bits for limits between 0°C and 127°C. The Remote Temperature TCRIT and OS Limit Registers are 8 bits each for limits between 0°C and 255°C.

#### 1.1 CONVERSION SEQUENCE

In the power-up default state the LM95235 takes a maximum of 1 second to convert the Local Temperature, Remote Temperature, and to update all of its registers. Only during the conversion process is the Busy bit (D7) in Status Register 1 (02h) high. These conversions are addressed in a round-robin sequence. The conversion rate may be modified by the Conversion Rate bits found in the Conversion Rate Register (R/W: 04h/0Ah). When the conversion rate is modified a delay is inserted between conversions, the actual maximum conversion time remains at 72 ms. Different conversion rates will cause the LM95235 to draw different amounts of supply current as shown in *Figure 1*.




FIGURE 1. Conversion Rate Effect on Power Supply Current

#### 1.2 POWER-ON-DEFAULT STATES

LM95235 always powers up to these known default states. The LM95235 remains in these states until after the first conversion.

- 1. Command Register set to 00h
- 2. Conversion Rate register defaults to 02h (1 second).
- Local Temperature set to 0°C until the end of the first conversion
- Remote Diode Temperature set to 0°C until the end of the first conversion
- Remote OS limit default is 55h (85 °C).
- 6. Local Shared and TCRIT limit default is 55h (85 °C).
- 7. Remote TCRIT limit default is 6Eh (110 °C).
- B. Remote Offset High and Low bytes default to 00h.

- Configuration Register 1 defaults to 00h. This sets the LM95235 as follows:
  - The STOP/RUN defaults to the active/converting mode.
  - The Local and Remote TCRIT and OS Masks are reset to 0.
- Configuration Register 2 defaults to 1Fh. This sets the LM95235 as follows:
  - A. Remote Diode digital filter defaults on.
  - B. The Remote Diode mode defaults to a typical Intel processor on 65/90 nm process.
  - C. Diode Fault Mask bit for TCRIT defaults to 1.
  - D. Diode Fault Mask bit for OS defaults to 0.
  - E. Pin 6 Function defaults to Address Input function (A0).

#### 1.3 SMBus INTERFACE

The LM95235 operates as a slave on the SMBus, so the SMBCLK line is an input and the SMBDAT line is bidirectional. The LM95235 never drives the SMBCLK line and it does not support clock stretching. According to SMBus specifications, the LM95235 has a 7-bit slave address. Three SMBus addresses can be selected by connecting pin 6 (A0) to either Low, Mid-Supply or High voltages. The address selection table below shows the possible selections.

State of the A0 Pin	SMBus Device Address			
State of the Au Pill	HEX	Binary		
Low	18	001 1000		
Mid-Supply	29	010 1001		
High	4C	100 1100		


The  $\overline{OS}/A0$  pin, after power-up, defaults as an address select input pin (A0). After power-up, the  $\overline{OS}/A0$  pin can only be programmed as an OS output when it is in the "High" state. Therefore, 4Ch is the only valid slave address that can be used when the  $\overline{OS}/A0$  pin is programmed to function as an  $\overline{OS}$  output. When the  $\overline{OS}/A0$  pin is programmed to function as an A0 input the LM95235 will immediately detect the state of this pin to determine its SMBus slave address. The LM95235 does not latch the state of the A0 pin when it is functioning as an input.

#### 1.4 DIGITAL FILTER


In order to suppress erroneous remote temperature readings due to noise, the LM95235 incorporates a digital filter for the Remote Temperature Channel. The filter is accessed in the Configuration Register 2, bits D2 (FE1) and D1(FE0). The filter can be set according to the following table.

FE1	FE0	Filter Setting		
0	0	Filter Off		
0	1	Reserved		
1	0	Reserved		
1	1	Filter On		


Figure 2 depicts the filter output in response to a step input and an impulse input.



a) Seventeen and fifty degree step response



b) Impulse response with input transients less than 4°C



c) Impuse response with input transients greater than 4° C

FIGURE 2. Filter Impulse and Step Response Curves

Figure 3 shows the filter in use in a typical Intel processor on a 65/90 nm process system. Note that the two curves have been purposely offset for clarity. Inserting the filter does not induce an offset as shown.

www.national.com




FIGURE 3. Digital Filter Response in a typical Intel processor on a 65 nm or 90 nm process. The filter curves were purposely offset for clarity.

#### 1.5 TEMPERATURE DATA FORMAT

Temperature data can only be read from the Local and Remote Temperature registers.

Remote temperature data with the digital filter off is represented by an 10-bit plus sign, two's complement word and 11-bit unsigned binary word with an LSb (Least Significant Bit) equal to 0.125°C. The data format is a left justified 16-bit word available in two 8-bit registers. Unused bits report "0".

Remote temperature data with the digital filter on is represented by a 12-bit plus sign, two's complement word and 13-bit unsigned binary word with an LSb (Least Significant Bit) equal to 0.03125°C (1/32°C). The data format is a left justified 16-bit word available in two 8-bit registers. Unused bits report

11-bit, 2's complement (10-bit plus sign)

Temperature	Digital Outpu	ut
	Binary	Hex
+125°C	0111 1101 0000 0000	7D00h
+25°C	0001 1001 0000 0000	1900h
+1°C	0000 0001 0000 0000	0100h
+0.125°C	0000 0000 0010 0000	0020h
0°C	0000 0000 0000 0000	0000h
−0.125°C	1111 1111 1110 0000	FFE0h
−1°C	1111 1111 0000 0000	FF00h
−25°C	1110 0111 0000 0000	E700h
−55°C	1100 1001 0000 0000	C900h

#### 11-bit, unsigned binary

Temperature	Digital Output					
	Binary	Hex				
+255.875°C	1111 1111 1110 0000	FFE0h				
+255°C	1111 1111 0000 0000	FF00h				
+201°C	1100 1001 0000 0000	C900h				
+125°C	0111 1101 0000 0000	7D00h				
+25°C	0001 1001 0000 0000	1900h				
+1°C	0000 0001 0000 0000	0100h				
+0.125°C	0000 0000 0010 0000	0020h				
0°C	0000 0000 0000 0000	0000h				

13-bit, 2's complement (12-bit plus sign)

Temperature	Digital Outpo	ut
	Binary	Hex
+125°C	0111 1101 0000 0000	7D00h
+25°C	0001 1001 0000 0000	1900h
+1°C	0000 0001 0000 0000	0100h
+0.03125°C	0000 0000 0000 1000	0008h
0°C	0000 0000 0000 0000	0000h
-0.03125°C	1111 1111 1111 1000	FFF8h
−1°C	1111 1111 0000 0000	FF00h
–25°C	1110 0111 0000 0000	E700h
−55°C	1100 1001 0000 0000	C900h

13-bit, unsigned binary

Temperature	Digital Output					
	Binary	Hex				
+255.875°C	1111 1111 1110 0000	FFE0h				
+255°C	1111 1111 0000 0000	FF00h				
+201°C	1100 1001 0000 0000	C900h				
+125°C	0111 1101 0000 0000	7D00h				
+25°C	0001 1001 0000 0000	1900h				
+1°C	0000 0001 0000 0000	0100h				
+0.03125°C	0000 0000 0000 1000	0008h				
0°C	0000 0000 0000 0000	0000h				

Local Temperature data is represented by a 10-bit plus sign, two's complement word with an LSb (Least Significant Bit) equal to 0.125°C. The data format is a left justified 16-bit word available in two 8-bit registers. Unused bits will always report "0". Local temperature readings greater than +127.875°C are clamped to +127.875°C, they will not roll-over to negative temperature readings.

11-bit, 2's complement (10-bit plus sign)

Temperature	Digital Output					
	Binary	Hex				
+125°C	0111 1101 0000 0000	7D00h				
+25°C	0001 1001 0000 0000	1900h				
+1°C	0000 0001 0000 0000	0100h				
+0.125°C	0000 0000 0010 0000	0020h				
0°C	0000 0000 0000 0000	0000h				
−0.125°C	1111 1111 1110 0000	FFE0h				
−1°C	1111 1111 0000 0000	FF00h				
−25°C	1110 0111 0000 0000	E700h				
−55°C	1100 1001 0000 0000	C900h				

#### 1.6 SMBDAT OPEN-DRAIN OUTPUT

The SMBDAT output is an open-drain output and does not have internal pull-ups. A "high" level will not be observed on this pin until pull-up current is provided by some external source, typically a pull-up resistor. Choice of resistor value depends on many system factors but, in general, the pull-up resistor should be as large as possible without effecting the SMBus desired data rate. This will minimize any internal temperature reading errors due to internal heating of the LM95235. The maximum resistance of the pull-up to provide a 2.1V high level, based on LM95235 specification for High

Level Output Current with the supply voltage at 3.0V, is 82 k $\Omega$  (5%) or 88.7 k $\Omega$  (1%).

#### 1.7 T CRIT OUTPUT AND TCRIT LIMIT

The LM95235's T CRIT pin is an active-low open-drain output that is triggered when the local and/or the remote temperature conversion is above the limits defined by the Remote and/or Local Limit registers. The state of the T CRIT pin will return to the HIGH state when both the Local and Remote temperatures are below the values programmed into the Limit Registers less the value in the Common Hysteresis Register. Additionally, if the remote temperature exceeds the value in the Remote TCRIT Limit Register the Status Bit for Remote TCRIT (RTCRIT), in Status Register 1, is set to 1. In the same way if the local temperature exceeds the value in the Local Shared OS and TCRIT Limit Register the Status Bit for the Shared Local OS and TCRIT (LOC) bit in Status Register 1 is set to 1.The  $\overline{T_{-}CRIT}$  output and the Status Register flags are updated after every Local and Remote temperature conversion. See Figure 4




FIGURE 4. T\_CRIT Comparator Temperature Response Diagram

#### 1.8 OS OUTPUT AND OS LIMIT

The LM95235's  $\overline{OS}/A0$  pin is selected as an  $\overline{OS}$  digital output as described in Section 1.3. As an OS pin, it is activated whenever the local and/or remote temperature conversion is above the limits defined by the Limit registers. If the remote temperature exceeds the value in the Remote OS Limit Register the Status Bit for Remote OS (ROS) in Status Register 1 is set to 1. In the same way if the local temperature exceeds the value in the Local Shared OS and TCRIT Limit Register the Status Bit for the Shared Local OS and TCRIT (LOC) bit in Status Register 1 is set to 1. The state of the T\_CRIT pin output will return to the HIGH state when both the Local and Remote temperatures are below the values programmed into the Limit Registers less the value in the Common Hysteresis Register. The OS output and the Status Register flags are updated after every Local and Remote temperature conversion. See Figure 5.




FIGURE 5. OS Temperature Response Diagram

#### 1.9 DIODE FAULT DETECTION

The LM95235 is equipped with operational circuitry designed to detect fault conditions concerning the remote diodes. In the event that the D+ pin is detected as shorted to GND, D-,  $V_{DD}$  or D+ is floating, the Remote Temperature reading is - 128.000  $^{\circ}\text{C}$  if signed format is selected and +255.875  $^{\circ}\text{C}$  if unsigned format is selected. In addition, the Status Register 1 bit D2 is set.

#### 1.10 COMMUNICATING with the LM95235

The data registers in the LM95235 are selected by the Command Register. At power-up the Command Register is set to "00", the location for the Read Local Temperature Register. The Command Register latches the last location it was set to. Each data register in the LM95235 falls into one of four types of user accessibility:

- 1. Read only
- 2. Write only
- 3. Write/Read same address
- 4. Write/Read different address


A **Write** to the LM95235 will always include the address byte and the command byte. A write to any register requires one data byte.

Reading the LM95235 can take place either of two ways:

- If the location latched in the Command Register is correct (most of the time it is expected that the Command Register will point to one of the Read Temperature Registers because that will be the data most frequently read from the LM95235), then the read can simply consist of an address byte, followed by retrieving the data byte.
- If the Command Register needs to be set, then an address byte, command byte, repeat start, and another address byte will accomplish a read.

The data byte has the most significant bit first. At the end of a read, the LM95235 can accept either acknowledge or No Acknowledge from the Master (No Acknowledge is typically used as a signal for the slave that the Master has read its last byte). When retrieving all 11 bits from a previous remote diode temperature measurement, the master must insure that all 11 bits are from the same temperature conversion. This may be achieved by reading the MSB register first. The LSB will be locked after the MSB is read. The LSB will be unlocked after being read. If the user reads MSBs consecutively, each time the MSB is read, the LSB associated with that temperature will be locked in and override the previous LSB value locked-in.

ww national com



(c) Serial Bus byte Read from a Register with the internal Command Register preset to desired value.




FIGURE 6. SMBus Timing Diagrams for Access of Data (Default Address of 4Ch is shown)

#### 1.11 SERIAL INTERFACE RESET

In the event that the SMBus Master is RESET while the LM95235 is transmitting on the SMBDAT line, the LM95235 must be returned to a known state in the communication protocol. This may be done in one of two ways:

1. When SMBDAT is LOW, the LM95235 SMBus state machine resets to the SMBus idle state if either SMBDAT or SMBCLK are held low for more than 35 ms (t<sub>TIMEOUT</sub>). Note that according to SMBus specification 2.0 all devices are to timeout when either the SMBCLK or SMBDAT lines are held low for 25 - 35 ms. Therefore, to insure a timeout of all devices on the bus the SMBCLK or SMBDAT lines must be held low for at least 35 ms.

 When SMBDAT is HIGH, have the master initiate an SMBus start. The LM95235 will respond properly to an SMBus start condition at any point during the communication. After the start the LM95235 will expect an SMBus Address address byte.

#### 1.12 ONE-SHOT CONVERSION

The One-Shot register is used to initiate a single conversion and comparison cycle when the device is in standby mode, after which the device returns to standby. This is not a data register and it is the write operation that causes the one-shot conversion. The data written to this address is irrelevant and is not stored. A zero will always be read from this register.

............

# 2.0 LM95235 Registers

Command register selects which registers will be read from or written to. Data for this register should be transmitted during the Command Byte of the SMBus write communication. POR means Power-On Reset.

P0-P7: Command

P7	P6	P5	P4	Р3	P2	P1	P0
			Comi	mand			

#### **Register Summary**

Register Name	Read Address (Hex)	Write Address (Hex)	No. of bits	POR Default (Hex)	Read/ Write	Description	
TEMPERATURE SIGNED						I	
Local Temp MSB	0x00	NA	8	_	RO	Supports SMBus byte	
Local Temp LSB	0x30	NA	3	-	RO	All unused bits are reported as "0".	
Remote Temp MSB – Signed	0x01	NA	8	_	RO	Supports SMBus byte	
Remote Temp LSB – Signed	0x10	NA	5/3	_	RO	All unused bits are reported as "0".	
TEMPERATURE UNSIGN	ED VALUE	REGISTE	RS				
Remote Temp MSB – Unsigned	0x31	NA	8	_	RO	Supports SMBus byte reads	
Remote Temp LSB – Unsigned	0x32	NA	5/3	_	RO	All unused bits are reported as "0".	
DIODE CONFIGURATION	REGISTE	RS					
Configuration Register 2	0xBF	0xBF	5	0x1F	R/W	Filter Enable, Diode Model Select, Diode Fault Mask; Pin 6 OS/A0 function select	
Remote Offset High Byte	0x11	0x11	8	0x00	R/W	2's Complement	
Remote Offset Low Byte	0x12	0x12	3	0x00	R/W	2's Complement All unused bits are reported as "0".	
GENERAL CONFIGURAT	ION REGIS	STERS					
Configuration Register 1	0x03/ 0x09	0x09/ 0x03	5	0x00	R/W	STOP/RUN , Remote TCRIT mask, Remote OS mask, Local TCRIT mask, Local OS mask	
Conversion Rate	0x04/0x0 A	0x04/0x0 A	2	0x02	R/W	Continuous or specific settings	
One-Shot	NA	0x0F	-	_	wo	A write to this register activates one conversion if STOP/RUN bit = 1.	
STATUS REGISTERS							
Status Register 1	0x02	NA	5	-	RO	Busy bit, and status bits	
Status Register 2	0x33	NA	2	-	RO	Not Ready bit, Diode detect bit	
LIMIT REGISTERS	•			•	•	•	
Remote OS Limit	0x07/ 0x0D	0x0D/ 0x07	8	0x55	R/W	Unsigned 0 to 255 °C Default 85 °C	
Local Shared OS and T_Crit Limit	0x20	0x20	7	0x55	R/W	Unsigned 0 to 127 °C Default 85 °C	
Remote T_Crit Limit	0x19	0x19	8	0x6E	R/W	Unsigned 0 to 255 °C Default 110 °C	
Common Hysteresis	0x21	0x21	5	0x0A	R/W	up to 31°C	

Register Name	Read Address (Hex)	Write Address (Hex)	No. of bits	POR Default (Hex)	Read/ Write	Description			
IDENTIFICATION REGISTERS									
Manufacturer ID	0xFE			0x01	RO	Always returns 0x01			
Revision ID	0xFF			0xB1	RO	Returns revision number.			

ww national com

#### 2.1 LOCAL and REMOTE MSB and LSB TEMPERATURE REGISTERS

#### **Local Temperature MSB**

(Read Only Address 00h)

10-bit plus sign format:

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	SIGN	64	32	16	8	4	2	1

Temperature Data:  $LSb = 1^{\circ}C$ .

#### **Local Temperature LSB**

(Read Only Address 30h)

10-bit plus sign format:

	BIT	D7	D6	D5	D4	D3	D2	D1	D0
ſ	Value	0.5	0.25	0.125	0	0	0	0	0

Temperature Data: LSb = 0.125°C.

#### **Signed Remote Temperature MSB**

(Read Only Address 01h)

12-bit plus sign format:

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	SIGN	64	32	16	8	4	2	1

Temperature Data: LSb = 1°C.

#### Signed Remote Temperature LSB, Filter On

(Read Only Address 10h)

12-bit plus sign binary formats with filter on:

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	0.5	0.25	0.125	0.0625	0.03125	0	0	0

#### Signed Remote Temperature LSB, Filter Off

(Read Only Address 10h)

12-bit plus sign binary formats with filter off:

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	0.5	0.25	0.125	0	0	0	0	0

Temperature Data: LSb = 0.125°C filter off or 0.03125°C filter on.

#### **Unsigned Remote Temperature MSB**

(Read Only Address 31h)

13-bit unsigned format:

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	128	64	32	16	8	4	2	1

Temperature Data: LSb =  $1^{\circ}$ C.

#### **Unsigned Remote Temperature LSB, Filter On**

(Read Only Address 32h)

13-bit unsigned binary formats with filter on:

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	0.5	0.25	0.125	0.0625	0.03125	0	0	0

#### **Unsigned Remote Temperature LSB, Filter Off**

(Read Only Address 32h)

13-bit unsigned binary formats with filter off:

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	0.5	0.25	0.125	0	0	0	0	0

Temperature Data: LSb = 0.125°C filter off or 0.03125°C filter on.

For data synchronization purposes, the MSB register should be read first if the user wants to read both MSB and LSB registers. The LSB will be locked after the MSB is read. The LSB will be unlocked after being read. If the user reads MSBs consecutively, each time the MSB is read, the LSB associated with that temperature will be locked in and override the previous LSB value locked in.

#### 2.2 DIODE CONFIGURATION REGISTERS

#### **Configuration Register 2**

(Read/write Address BFh):

D7	D6	D5	D4	D3	D2	D1	D0
0	OS/A0 Function Select	OS Fault Mask	T_CRIT Mask	TruTherm Select	RFE1	RFE0	1

Bits	Name	Description	
7	Reserved	Reports "0" when read.	
6	OS/A0 Function Select	0: Address (A0) function is enabled	
	Conto i unonem coloci	1: Over-temperature Shutdown (OS) is enabled	
5	Diode Fault Mask for OS	0: Off	
	Diode i ault Wask for OS	1: On	
4	Diodo Foult Mook for T. CDIT	0: Off	
4	Diode Fault Mask for T_CRIT	1: On	
		0: Selects Diode Model 2, MMBT3904, with TruTherm technology	
3	Remote Diode TruTherm	disabled.	
3	Mode Select	1: Selects Diode Model 1, A typical Intel Processor, with 65 nm or 90	
		nm technology, and TruTherm technology enabled.	
		00: Filter Disable	
2-1	Remote Filter Fnable	01: Reserved	
2-1	Themote i liter Enable	10: Reserved	
	11: Filter Enable		
0	Reserved	Reports "1" when read.	

Power up default is 1Fh.

#### Remote Offset High Byte (2's Complement)

(R/W Address 11h)

10-bit plus sign format:

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	SIGN	64	32	16	8	4	2	1

Power up default is 00h.

#### Remote Offset Low Byte (2's Complement)

(R/W Address 12h)

10-bit plus sign format:

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	0.50	0.25	0.125	0	0	0	0	0

Power up default is 00h. LSb = 0.125 °C.

www.national.com

#### 2.3 GENERAL CONFIGURATION REGISTERS

#### **Configuration Register 1**

(Read/write Address 03h/09h or 09h/03h):

D7	D6	D5	D4	D3	D2	D1	D0
0	STOP/RUN	0	Remote T_CRIT Mask	Remote OS Mask	Local T_CRIT Mask	Local OS Mask	0

Bits	Name	Description
7	Reserved	Reports "0" when read.
6	STOP/RUN	0: Active / Converting
		1: Standby
5	Reserved	Reports "0" when read.
4	Remote T_CRIT Mask	0: Off
4	nemote I_Chii wask	1: On
3	Remote OS Mask	0: Off
	nemote OS wask	1: On
2	Local T_CRIT Mask	0: Off
	Local I_ChiT Wask	1: On
1	Local OS Mask	0: Off
l	Local OS Iviask	1: On
0	Reserved	Reports "0" when read.

Power up default is 00h.

#### **Conversion Rate Register**

(Read/write Address 04h/0Ah or 0Ah/04h):2-bit format:

	BIT	D7	D6	D5	D4	D3	D2	D1	D0
Γ	Value	0	0	0	0	0	0	MSb	LSb

Bits	Name	Description
7:2	Reserved	Reports "0" when read.
1:0	Conversion Rate	00: Continuous (33 ms typical when remote diode is missing or fault or 63 ms typical with remote diode connected) 01: 0.364 seconds 10: 1 second 11: 2.5 seconds

Power up default is 02h (1 second).

#### One Shot Register

(Write Only Address 0Fh):

Writing to this register will start one conversion if the device is in standby mode (i.e. STOP/RUN bit = 1).

#### **2.4 STATUS REGISTERS**

#### Status Register 1

(Read Only Address 02h):

D7	D6	D5	D4	D3	D2	D1	D0
Busy	0	0	ROS	0	Diode Fault	RTCRIT	LOC

Bits	Name	Description
7	Busy	When set to "1" the part is converting.
6-5	Reserved	Report "0" when read.
4	ROS	Status Bit for Remote OS
3	Reserved	Reports "0" when read.
2	Diode Fault	Status bit for missing diode (Either D+ is shorted to GND, and/or V <sub>DD</sub> , and/or D-; or D+ is floating.)  Note: The unsigned registers will report 0°C if read; the signed value registers will report –128.000°C.
1	RTCRIT	Status bit for Remote TCRIT.
0	LOC	Status bit for the shared Local OS and TCRIT.

#### Status Register 2

(Read Only Address 33h):

D7	D6	D5	D4	D3	D2	D1	D0
Not Ready	TruTherm 3904 Detect	0	0	0	0	0	0

Bits	Name	Description
7	Not Ready	Waiting for 30 ms power-up sequence to end.
6	LtruTherm 3904 Detect	MMBT3904 is connected and TruTherm technology is enabled.     MMBT3904 is connected and TruTherm technology is disabled.
5-0	Reserved	Reports "0" when read.

#### 2.5 LIMIT REGISTERS

#### Unsigned Remote OS Limit - 0°C to 255°C

(Read/Write Address 07h/0Dh or 0Dh/07h):

D7	D6	D5	D4	D3	D2	D1	D0
128	64	32	16	8	4	2	1

Power on Reset default is 55h (85°C).

#### Unsigned Local Shared OS and T\_CRIT Limit - 0°C to 127°C

(Read/Write Address 20h):

D7	D6	D5	D4	D3	D2	D1	D0
128	64	32	16	8	4	2	1

Power on Reset default is 55h (85°C).

#### Unsigned Remote T\_CRIT Limit - 0°C to 255°C

(Read/Write Address 19h):

D7	D6	D5	D4	D3	D2	D1	D0
128	64	32	16	8	4	2	1

Power on Reset default is 6Eh (110°C).

www national com

#### **Common Hysteresis Register**

(Read/Write Address 21h):

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	16	8	4	2	1

Power on Reset default is 0Ah (10°C).

#### 2.6 IDENTIFICATION REGISTERS

#### **Manufacturers ID Register**

(Read Only Address FEh): Always returns 01h.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	1

#### **Revision ID Register**

(Read Only Address FFh): Default is B1h. This register will increment by 1 every time there is a revision to the die by National Semiconductor. The initial revision bits for B1h are shown below.

D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	0	0	0	1

### 3.0 Applications Hints

The LM95235 can be applied easily in the same way as other integrated-circuit temperature sensors, and its remote diode sensing capability allows it to be used in new ways as well. It can be soldered to a printed circuit board, and because the path of best thermal conductivity is between the die and the pins, its temperature will effectively be that of the printed circuit board lands and traces soldered to the LM95235's pins. This presumes that the ambient air temperature is almost the same as the surface temperature of the printed circuit board; if the air temperature is much higher or lower than the surface temperature, the actual temperature of the LM95235 die will be at an intermediate temperature between the surface and air temperatures. Again, the primary thermal conduction path is through the leads, so the circuit board temperature will contribute to the die temperature much more strongly than will the air temperature.

To measure temperature external to the LM95235's die, use a remote diode. This diode can be located on the die of a target IC, allowing measurement of the IC's temperature, independent of the LM95235's temperature. A discrete diode can also be used to sense the temperature of external objects or ambient air. Remember that a discrete diode's temperature will be affected, and often dominated, by the temperature of its leads. Most silicon diodes do not lend themselves well to this application. It is recommended that an MMBT3904 transistor base-emitter junction be used with the collector tied to the base.

The LM95235's TruTherm technology allows accurate sensing of integrated thermal diodes, such as those found on most processors. With TruTherm technology turned off, the LM95235 can measure a diode-connected transistor such as the MMBT3904 or the thermal diode found in an AMD processor.

The LM95235 has been optimized to measure the remote thermal diode integrated in a typical Intel processor on 65 nm or 90 nm process or an MMBT3904 transistor. Using the Remote Diode Model Select register either pair of remote inputs can be assigned to be either a typical Intel processor on 65 nm or 90 nm process or an MMBT3904.

#### 3.1 DIODE NON-IDEALITY

#### 3.1.1 Diode Non-Ideality Factor Effect on Accuracy

When a transistor is connected as a diode, the following relationship holds for variables  $V_{\text{RF}}$ , T and  $I_{\text{F}}$ :

$$I_{F} = I_{S} \times \left[ e^{\left( \frac{V_{BF}}{\eta \times V_{t}} \right)} - 1 \right]$$
(1)

where:

$$V_t = \frac{kT}{a}$$

- $q = 1.6 \times 10^{-19}$  Coulombs (the electron charge),
- T = Absolute Temperature in Kelvin
- k = 1.38×10<sup>-23</sup> joules/K (Boltzmann's constant),
- η is the non-ideality factor of the process the diode is manufactured on.
- I<sub>S</sub> = Saturation Current and is process dependent,
- I<sub>f</sub> = Forward Current through the base-emitter junction
- V<sub>BE</sub> = Base-Emitter Voltage drop

In the active region, the -1 term is negligible and may be eliminated, yielding the following equation

$$I_{F} = I_{S} x \left[ e^{\left( \frac{V_{BE}}{\eta \times V_{t}} \right)} \right]$$
 (2)

In Equation 2,  $\,\eta$  and  $\,I_S$  are dependant upon the process that was used in the fabrication of the particular diode. By forcing two currents with a very controlled ratio( $\,I_{F2}/\,I_{F1}$ ) and measuring the resulting voltage difference, it is possible to eliminate the  $\,I_S$  term. Solving for the forward voltage difference yields the relationship:

$$\Delta V_{BE} = \eta \times \left(\frac{kT}{q}\right) \times \ln \left(\frac{I_{F2}}{I_{F1}}\right)$$
 (3)

Solving Equation 3 for temperature yields:


$$T = \frac{q \times \Delta V_{BE}}{\eta \times k \times \ln\left(\frac{I_{F2}}{I_{F1}}\right)}$$
(4)

Equation 4 holds true when a diode connected transistor such as the MMBT3904 is used. When this "diode" equation is applied to an integrated diode such as a processor transistor with its collector tied to GND as shown in Figure 7 it will yield a wide non-ideality spread. This wide non-ideality spread is not due to true process variation but due to the fact that Equation 4 is an approximation.

TruTherm technology uses the transistor equation, *Equation* 5, which is a more accurate representation of the topology of the thermal diode found in an FPGA or processor.

$$T = \frac{q \times \Delta V_{BE}}{\eta \times k \times \ln \left(\frac{I_{C2}}{I_{C1}}\right)}$$
 (5)

www national com



**FIGURE 7. Thermal Diode Current Paths** 

TruTherm should only be enabled when measuring the temperature of a transistor integrated as shown in the processor of *Figure 7*, because *Equation 5* only applies to this topology.

#### 3.1.2 Calculating Total System Accuracy

The voltage seen by the LM95235 also includes the I<sub>F</sub>R<sub>S</sub> voltage drop of the series resistance. The non-ideality factor, n. is the only other parameter not accounted for and depends on the diode that is used for measurement. Since  $\Delta V_{RF}$  is proportional to both η and T, the variations in η cannot be distinguished from variations in temperature. Since the nonideality factor is not controlled by the temperature sensor, it will directly add to the inaccuracy of the sensor. For the for Intel processor on 65nm process, Intel specifies a +4.06%/ -0.897% variation in η from part to part when the processor diode is measured by a circuit that assumes diode equation, Equation 4, as true. As an example, assume a temperature sensor has an accuracy specification of ±1.0°C at a temperature of 80°C (353 Kelvin) and the processor diode has a nonideality variation of +1.19%/-0.27%. The resulting system accuracy of the processor temperature being sensed will be:

$$T_{ACC}$$
 = + 1.0°C + (+4.06% of 353 K) = +15.3 °C

and

$$T_{ACC} = -1.0^{\circ}C + (-0.89\% \text{ of } 353 \text{ K}) = -4.1 ^{\circ}C$$

TrueTherm technology uses the transistor equation, *Equation 5*, resulting in a non-ideality spread that truly reflects the process variation which is very small. The transistor equation non-ideality spread is  $\pm 0.39\%$  for the Pentium 4 processor on 90 nm process. The resulting accuracy when using TruTherm technology improves to:

$$T_{ACC} = \pm 0.75$$
°C + ( $\pm 0.39$ % of 353 K) =  $\pm 2.16$  °C

The next error term to be discussed is that due to the series resistance of the thermal diode and printed circuit board traces. The thermal diode series resistance is specified on most processor data sheets. For Intel processors in 65 nm process, this is specified at  $4.52\Omega$  typical. The LM95235 accommodates the typical series resistance of Intel Processor on 65 nm process. The error that is not accounted for is the spread of the processor's series resistance, that is  $2.79\Omega$  to  $6.24\Omega$  or  $\pm 1.73\Omega$ . The equation to calculate the temperature error due to series resistance ( $T_{\rm ER}$ ) for the LM95235 is simply:

$$T_{ER} = \left(0.62 \frac{^{\circ}C}{\Omega}\right) \times R_{PCB}$$
 (6)

Solving Equation 6 for  $R_{PCB}$  equal to  $\pm 1.73\Omega$  results in the additional error due to the spread in the series resistance of  $\pm 1.07^{\circ}C$ . The spread in error cannot be canceled out, as it would require measuring each individual thermal diode device. This is quite difficult and impractical in a large volume production environment.

Equation 6 can also be used to calculate the additional error caused by series resistance on the printed circuit board. Since the variation of the PCB series resistance is minimal, the bulk of the error term is always positive and can simply be cancelled out by subtracting it from the output readings of the LM95235.

Processor Family	1	$\begin{array}{c} \text{Transistor Equation } \eta_T, \\ \text{non-ideality} \end{array}$			
	min	typ	max		
Intel Processor on	0.997	1.001	1.005	4.52	
65 nm process					

Processor Family	Diode	Series R,Ω		
	min	typ	max	
Pentium III CPUID 67h	1	1.0065	1.0125	
Pentium III CPUID 68h/ PGA370Socket/ Celeron	1.0057	1.008	1.0125	
Pentium 4, 423 pin	0.9933	1.0045	1.0368	
Pentium 4, 478 pin	0.9933	1.0045	1.0368	
Pentium 4 on 0.13 micron process, 2 - 3.06 GHz	1.0011	1.0021	1.0030	3.64
Pentium 4 on 90 nm process	1.0083	1.011	1.023	3.33
Intel Processor on 65 nm process	1.000	1.009	1.050	4.52

Pentium M (Centrino)	1.00151	1.00220	1.00289	3.06
MMBT3904		1.003		
AMD Athlon MP model 6	1.002	1.008	1.016	
AMD Athlon 64	1.008	1.008	1.096	
AMD Opteron	1.008	1.008	1.096	
AMD Sempron		1.00261		0.93

#### 3.1.3 Compensating for Different Non-Ideality

In order to compensate for the errors introduced by non-ideality, the temperature sensor is calibrated for a particular processor. National Semiconductor temperature sensors are always calibrated to the typical non-ideality and series resistance of a given processor type. The LM95235 is calibrated for two non-ideality factors and series resistance values thus supporting the MMBT3904 transistor and Intel processors on 65nm process without the requirement for additional trims. For most accurate measurements TruTherm mode should be turned on when measuring the Intel processor on 65nm process to minimize the error introduced by the false non-ideality spread (see 3.1.1 Diode Non-Ideality Factor Effect on Accuracy). When a temperature sensor calibrated for a particular processor type is used with a different processor type, additional errors are introduced.

Temperature errors associated with non-ideality of different processor types may be reduced in a specific temperature range of concern through use of software calibration. Typical Non-ideality specification differences cause a gain variation of the transfer function, therefore the center of the temperature range of interest should be the target temperature for calibration purposes. The following equation can be used to calculate the temperature correction factor ( $T_{\text{CF}}$ ) required to compensate for a target non-ideality differing from that supported by the LM95235.

$$T_{CF} = \left(\frac{\eta_{S} - \eta_{PROCESSOR}}{\eta_{S}}\right) \times (T_{CR} + 273K)$$
 (7)

where

- $\eta_S = LM95235$  non-ideality for accuracy specification
- η<sub>PROCESSOR</sub> = Processor thermal diode typical non-ideality
- T<sub>CR</sub> = center of the temperature range of interest in °C

The correction factor should be directly added to the temperature reading produced by the LM95235. For example when using the LM95235, with the 3904 mode selected, to measure a AMD Athlon processor, with a typical non-ideality of 1.008, for a temperature range of 60 °C to 100 °C the correction factor would calculate to:

$$T_{CF} = \left(\frac{1.003 - 1.008}{1.003}\right) \cdot (80 + 273) = -1.75^{\circ}C$$
(8)

Therefore, 1.75°C should be subtracted from the temperature readings of the LM95235 to compensate for the differing typical non-ideality target.

#### 3.2 PCB LAYOUT FOR MINIMIZING NOISE




FIGURE 8. Ideal Diode Trace Layout

In a noisy environment, such as a processor mother board, layout considerations are very critical. Noise induced on traces running between the remote temperature diode sensor and the LM95235 can cause temperature conversion errors. Keep in mind that the signal level the LM95235 is trying to measure is in microvolts. The following guidelines should be followed:


- V<sub>DD</sub> should be bypassed with a 0.1 μF capacitor in parallel with 100 pF. The 100 pF capacitor should be placed as close as possible to the power supply pin. A bulk capacitance of approximately 10 μF needs to be in the near vicinity of the LM95235.
- A 100 pF diode bypass capacitor is recommended to filter high frequency noise but may not be necessary. Make sure the traces to the 100 pF capacitor are matched. Place the filter capacitors close to the LM95235 pins.
- 3. Ideally, the LM95235 should be placed within 10 cm of the Processor diode pins with the traces being as straight, short and identical as possible. Trace resistance of  $1\Omega$  can cause as much as  $0.62^{\circ}$ C of error. This error can be compensated by using simple software offset compensation.
- 4. Diode traces should be surrounded by a GND guard ring to either side, above and below if possible. This GND guard should not be between the D+ and D- lines. In the event that noise does couple to the diode lines it would be ideal if it is coupled common mode. That is equally to the D+ and D- lines.
- Avoid routing diode traces in close proximity to power supply switching or filtering inductors.
- Avoid running diode traces close to or parallel to high speed digital and bus lines. Diode traces should be kept at least 2 cm apart from the high speed digital traces.
- If it is necessary to cross high speed digital traces, the diode traces and the high speed digital traces should cross at a 90 degree angle.
- The ideal place to connect the LM95235's GND pin is as close as possible to the Processors GND associated with the sense diode.
- Leakage current between D+ and GND and between D+ and D- should be kept to a minimum. Thirteen nanoamperes of leakage can cause as much as 0.2°C of error in the diode temperature reading. Keeping the printed circuit board as clean as possible will minimize leakage

Noise coupling into the digital lines greater than 400 mVp-p (typical hysteresis) and undershoot less than 500 mV below GND, may prevent successful SMBus communication with the LM95235. SMBus no acknowledge is the most common symptom, causing unnecessary traffic on the bus. Although

the SMBus maximum frequency of communication is rather low (100 kHz max), care still needs to be taken to ensure proper termination within a system with multiple parts on the bus and long printed circuit board traces. An RC lowpass filter with a 3 dB corner frequency of about 40 MHz is included on the LM95235's SMBCLK input. Additional resistance can be

added in series with the SMBDAT and SMBCLK lines to further help filter noise and ringing. Minimize noise coupling by keeping digital traces out of switching power supply areas as well as ensuring that digital lines containing high speed data communications cross at right angles to the SMBDAT and SMBCLK lines.

# Physical Dimensions inches (millimeters) unless otherwise noted



8-Lead Molded Mini-Small-Outline Package (MSOP),
JEDEC Registration Number MO-187
Order Number LM95235CIMM, LM95235DIMM, LM95235EIMM, LM95235QEIMMX, LM95235DIMMX, LM95235EIMMX, and LM95235QEIMMX,
NS Package Number MUA08A

MUA08A (Rev F)

www national com

### **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench	
Audio	www.national.com/audio	Analog University	www.national.com/AU	
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes	
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts	
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green	
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging	
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality	
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns	
Power Management	www.national.com/power	Feedback	www.national.com/feedback	
Switching Regulators	www.national.com/switchers			
LDOs	www.national.com/ldo			
LED Lighting	www.national.com/led			
PowerWise	www.national.com/powerwise			
Serial Digital Interface (SDI)	www.national.com/sdi			
Temperature Sensors	www.national.com/tempsensors			
Wireless (PLL/VCO)	www.national.com/wireless			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com