





**ALPHA & OMEGA**  
SEMICONDUCTOR



## AO4430

### N-Channel Enhancement Mode Field Effect Transistor

General Description	Features
<p>The AO4430/L uses advanced trench technology to provide excellent <math>R_{DS(ON)}</math>, shoot-through immunity, body diode characteristics and ultra-low gate resistance. This device is ideally suited for use as a low side switch in Notebook CPU core power conversion.</p> <p>AO4430 and AO4430L are electrically identical.</p> <ul style="list-style-type: none"> <li>-RoHS Compliant</li> <li>-AO4430L is Halogen Free</li> </ul>	<p><math>V_{DS}</math> (V) = 30V  <math>I_D</math> = 18A (<math>V_{GS}</math> = 10V)  <math>R_{DS(ON)} &lt; 5.5m\Omega</math> (<math>V_{GS}</math> = 10V)  <math>R_{DS(ON)} &lt; 7.5m\Omega</math> (<math>V_{GS}</math> = 4.5V)</p> <p><b>100% UIS Tested!</b>  <b>100% <math>R_g</math> Tested!</b></p>



#### Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum		Units
Drain-Source Voltage	$V_{DS}$	30		V
Gate-Source Voltage	$V_{GS}$	$\pm 20$		V
Continuous Drain Current <sup>A</sup> F	$I_D$	18		A
$T_A=70^\circ C$		15		
Pulsed Drain Current <sup>B</sup>	$I_{DM}$	80		
Power Dissipation	$P_D$	3		W
$T_A=70^\circ C$		2.1		
Avalanche Current <sup>B</sup>	$I_{AR}$	30		A
Repetitive avalanche energy 0.3mH <sup>B</sup>	$E_{AR}$	135		mJ
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150		°C

#### Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup>	$R_{\theta JA}$	31	40	°C/W
Maximum Junction-to-Ambient <sup>A</sup>		59	75	°C/W
Maximum Junction-to-Lead <sup>C</sup>	$R_{\theta JL}$	16	24	°C/W

**Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	30			V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$		1	5	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm20\text{V}$		100		nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1	1.8	2.5	V
$I_{D(\text{ON})}$	On state drain current	$V_{GS}=4.5\text{V}, V_{DS}=5\text{V}$	80			A
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=18\text{A}$ $T_J=125^\circ\text{C}$	4.7	5.5		$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=15\text{A}$	6.5	8		$\text{m}\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS}=5\text{V}, I_D=18\text{A}$	82			S
$V_{SD}$	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$	0.7	1		V
$I_S$	Maximum Body-Diode Continuous Current			4.5		A
<b>DYNAMIC PARAMETERS</b>						
$C_{iss}$	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=15\text{V}, f=1\text{MHz}$	4660	6060	7270	pF
$C_{oss}$	Output Capacitance		425	638	960	pF
$C_{rss}$	Reverse Transfer Capacitance		240	355	530	pF
$R_g$	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	0.2	0.45	0.9	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, I_D=18\text{A}$	80	103	124	nC
$Q_g(4.5\text{V})$	Total Gate Charge		37	48	58	nC
$Q_{gs}$	Gate Source Charge			18		nC
$Q_{gd}$	Gate Drain Charge			15		nC
$t_{D(\text{on})}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, R_L=0.83\Omega, R_{\text{GEN}}=3\Omega$		12	16	ns
$t_r$	Turn-On Rise Time			8	12	ns
$t_{D(\text{off})}$	Turn-Off Delay Time			51.5	70	ns
$t_f$	Turn-Off Fall Time			8.8	14	ns
$t_{rr}$	Body Diode Reverse Recovery Time	$I_F=18\text{A}, dI/dt=100\text{A}/\mu\text{s}$		33.5	44	ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	$I_F=18\text{A}, dI/dt=100\text{A}/\mu\text{s}$		22	30	nC

A: The value of  $R_{\theta JA}$  is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The value in any given application depends on the user's specific board design.

B: Repetitive rating, pulse width limited by junction temperature.

C. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to lead  $R_{\theta JL}$  and lead to ambient.

D. The static characteristics in Figures 1 to 6 are obtained using  $<300\ \mu\text{s}$  pulses, duty cycle 0.5% max.







E. These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The SOA curve provides a single pulse rating.

F. The current rating is based on the  $t \leq 10\text{s}$  junction to ambient thermal resistance rating.

Rev5: Nov 2008

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)






Figure 11: Normalized Maximum Transient Thermal Impedance


Gate Charge Test Circuit &amp; Waveform



Resistive Switching Test Circuit &amp; Waveforms



Unclamped Inductive Switching (UIS) Test Circuit &amp; Waveforms



Diode Recovery Test Circuit &amp; Waveforms

