



LTC6403-1

200MHz, Low Noise, Low Power Fully Differential Input/Output Amplifier/Driver

FEATURES

- Very Low Distortion: (2V_{P-P}, 3MHz): -95dBc
- Fully Differential Input and Output
- Low Noise: 2.8nV/√Hz Input-Referred
- 200MHz Gain-Bandwidth Product
- Slew Rate: 200V/μs
- Adjustable Output Common Mode Voltage
- Rail-to-Rail Output Swing
- Input Range Extends to Ground
- Large Output Current: 60mA (Typ)
- DC Voltage Offset <1.5mV (Max)
- 10.8mA Supply Current
- 2.7V to 5.25V Supply Voltage Range
- Low Power Shutdown
- Tiny 3mm × 3mm × 0.75mm 16-Pin QFN Package

APPLICATIONS

- Differential Input A/D Converter Driver
- Single-Ended to Differential Conversion/Amplification
- Common Mode Level Translation
- Low Voltage, Low Noise, Signal Processing

DESCRIPTION


The LTC®6403-1 is a precision, very low noise, low distortion, fully differential input/output amplifier optimized for 3V to 5V, single supply operation. The LTC6403-1 is unity gain stable. The LTC6403-1 closed-loop bandwidth extends from DC to 200MHz. In addition to the normal unfiltered outputs (+OUT and -OUT), the LTC6403-1 has a built-in 44.2MHz differential single-pole low pass filter and an additional pair of filtered outputs (+OUTF and -OUTF). An input referred voltage noise of 2.8nV/√Hz enables the LTC6403-1 to drive state-of-the-art 14- to 18-bit ADCs while operating on the same supply voltage, saving system cost and power. The LTC6403-1 maintains its performance for supplies as low as 2.7V. It draws only 10.8mA, and has a hardware shutdown feature which reduces current consumption to 170μA.

The LTC6403-1 is available in a compact 3mm × 3mm 16-pin leadless QFN package and operates over a -40°C to 85°C temperature range.


LT, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION

Single-Ended Input to Differential Output
with Common Mode Level Shifting



Harmonic Distortion vs Frequency



64031 TA01b


LTC6403-1

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage (V^+ to V^-)	5.5V
Input Voltage ($+IN$, $-IN$, V_{OCM} , \overline{SHDN}) (Note 2)	V^+ to V^-
Input Current ($+IN$, $-IN$, V_{OCM} , \overline{SHDN}) (Note 2)	$\pm 10\text{mA}$
Output Short-Circuit Duration (Note 3)	Indefinite
Operating Temperature Range (Note 4)	-40°C to 85°C
Specified Temperature Range (Note 5)	-40°C to 85°C
Junction Temperature	150°C
Storage Temperature Range	-65°C to 150°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LTC6403CUD-1#PBF	LTC6403CUD-1#TRPBF	LDBM	16-Lead (3mm \times 3mm) Plastic QFN	0°C to 70°C
LTC6403IUD-1#PBF	LTC6403IUD-1#TRPBF	LDBM	16-Lead (3mm \times 3mm) Plastic QFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

This product is only offered in trays. For more information go to: <http://www.linear.com/packaging/>

LTC6403-1 DC ELECTRICAL CHARACTERISTICS

The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$, $V^+ = 3\text{V}$, $V^- = 0\text{V}$, $V_{CM} = V_{OCM} = V_{ICM} = \text{Mid-Supply}$, $V_{\overline{SHDN}} = \text{OPEN}$, $R_I = 402\Omega$, $R_F = 402\Omega$, $R_L = \text{OPEN}$, $R_{BAL} = 100\text{k}$ (See Figure 1) unless otherwise noted. V_S is defined as $(V^+ - V^-)$. V_{OUTCM} is defined as $(V_{+OUT} + V_{-OUT})/2$. V_{ICM} is defined as $(V_{+IN} + V_{-IN})/2$. $V_{OUTDIFF}$ is defined as $(V_{+OUT} - V_{-OUT})$. V_{INDIFF} is defined as $(V_{INP} - V_{INM})$.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OSDIFF}	Differential Offset Voltage (Input Referred)	$V_S = 2.7\text{V}$	\bullet	± 0.4	± 1.5	mV
		$V_S = 3\text{V}$	\bullet	± 0.4	± 1.5	mV
		$V_S = 5\text{V}$	\bullet	± 0.4	± 2	mV
$\Delta V_{OSDIFF}/\Delta T$	Differential Offset Voltage Drift (Input Referred)	$V_S = 2.7\text{V}$		1		$\mu\text{V}/^\circ\text{C}$
		$V_S = 3\text{V}$		1		$\mu\text{V}/^\circ\text{C}$
		$V_S = 5\text{V}$		1		$\mu\text{V}/^\circ\text{C}$

LTC6403-1 DC ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$, $V^+ = 3\text{V}$, $V^- = 0\text{V}$, $V_{\text{CM}} = V_{\text{OCM}} = V_{\text{ICM}} = \text{Mid-Supply}$, $V_{\text{SHDN}} = \text{OPEN}$, $R_I = 402\Omega$, $R_F = 402\Omega$, $R_L = \text{OPEN}$, $R_{\text{BAL}} = 100\text{k}$ (See Figure 1) unless otherwise noted. V_S is defined as $(V^+ - V^-)$. V_{OUTCM} is defined as $(V_{\text{OUT}} + V_{\text{OUT}})/2$. V_{ICM} is defined as $(V_{\text{IN}} + V_{\text{IN}})/2$. V_{OUTDIFF} is defined as $(V_{\text{OUT}} - V_{\text{OUT}})$. V_{INDIFF} is defined as $(V_{\text{INP}} - V_{\text{INM}})$.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I_B	Input Bias Current (Note 6)	$V_S = 2.7\text{V}$	● -25	-7.5	0	μA
		$V_S = 3\text{V}$	● -25	-7.5	0	μA
		$V_S = 5\text{V}$	● -25	-7.5	0	μA
I_{OS}	Input Offset Current (Note 6)	$V_S = 2.7\text{V}$	●	± 0.2	± 5	μA
		$V_S = 3\text{V}$	●	± 0.2	± 5	μA
		$V_S = 5\text{V}$	●	± 0.2	± 5	μA
R_{IN}	Input Resistance	Common Mode		1.7		$\text{M}\Omega$
		Differential Mode		14		$\text{k}\Omega$
C_{IN}	Input Capacitance	Differential Mode		1		pF
e_n	Differential Input Referred Noise Voltage Density	$f = 1\text{MHz}$		2.8		$\text{nV}/\sqrt{\text{Hz}}$
i_n	Input Noise Current Density	$f = 1\text{MHz}$		1.8		$\text{pA}/\sqrt{\text{Hz}}$
e_{nVOCM}	Input Referred Common Mode Output Noise Voltage Density	$f = 1\text{MHz}$, V_{OCM} Shorted to Ground, $V^+ = 1.5\text{V}$, $V^- = -1.5\text{V}$		17		$\text{nV}/\sqrt{\text{Hz}}$
V_{ICMR}	Input Signal Common Mode Range (Note 7)	$V_S = 3\text{V}$	● 0		1.6	V
		$V_S = 5\text{V}$	● 0		3.6	V
CMRRI	Input Common Mode Rejection Ratio (Input Referred) $\Delta V_{\text{ICM}}/\Delta V_{\text{OSDIFF}}$ (Note 8)	$V_S = 3\text{V}$, $\Delta V_{\text{ICM}} = 0.75\text{V}$	● 50	72		dB
		$V_S = 5\text{V}$, $\Delta V_{\text{ICM}} = 1.25\text{V}$	● 50	72		dB
CMRRI O	Output Common Mode Rejection Ratio (Input Referred) $\Delta V_{\text{OCM}}/\Delta V_{\text{OSDIFF}}$ (Note 8)	$V_S = 5\text{V}$, $\Delta V_{\text{OCM}} = 2\text{V}$	● 50	90		dB
PSRR	Differential Power Supply Rejection ($\Delta V_S/\Delta V_{\text{OSDIFF}}$) (Note 9)	$V_S = 2.7\text{V}$ to 5.25V	● 60	97		dB
PSRR CM	Output Common Mode Power Supply Rejection ($\Delta V_S/\Delta V_{\text{OSCM}}$) (Note 9)	$V_S = 2.7\text{V}$ to 5.25V	● 45	63		dB
G_{CM}	Common Mode Gain ($\Delta V_{\text{OUTCM}}/\Delta V_{\text{OCM}}$)	$V_S = 5\text{V}$, $\Delta V_{\text{OCM}} = 2\text{V}$	●	1		V/V
ΔG_{CM}	Common Mode Gain Error ($100 \cdot (G_{\text{CM}} - 1)$)	$V_S = 5\text{V}$, $\Delta V_{\text{OCM}} = 2\text{V}$	● -0.4	-0.1	0.3	%
BAL	Output Balance ($\Delta V_{\text{OUTCM}}/\Delta V_{\text{OUTDIFF}}$)	$\Delta V_{\text{OUTDIFF}} = 2\text{V}$	●			
		Single-Ended Input	● -63	-66	-45	dB
V_{OSCM}	Common Mode Offset Voltage ($V_{\text{OUTCM}} - V_{\text{OCM}}$)	$V_S = 2.7\text{V}$	●	± 10	± 25	mV
		$V_S = 3\text{V}$	●	± 10	± 25	mV
		$V_S = 5\text{V}$	●	± 10	± 25	mV
$\Delta V_{\text{OSCM}}/\Delta T$	Common Mode Offset Voltage Drift	$V_S = 2.7\text{V}$		20		$\mu\text{V}/^\circ\text{C}$
		$V_S = 3\text{V}$		20		$\mu\text{V}/^\circ\text{C}$
		$V_S = 5\text{V}$		20		$\mu\text{V}/^\circ\text{C}$
V_{OUTCMR}	Output Signal Common Mode Range (Voltage Range for the V_{OCM} Pin) (Note 7)	$V_S = 3\text{V}$	● 1.1		2	V
		$V_S = 5\text{V}$	● 1.1		4	V
R_{INVOCM}	Input Resistance, V_{OCM} Pin		● 15	23	32	$\text{k}\Omega$
V_{OCM}	Voltage at the V_{OCM} Pin (Self-Biased)	$V_S = 3\text{V}$, $V_{\text{OCM}} = \text{Open}$	● 1.45	1.5	1.55	V
V_{OUT}	Output Voltage, High, Either Output Pin (Note 10)	$V_S = 3\text{V}$, $I_L = 0$	●	190	300	mV
		$V_S = 3\text{V}$, $I_L = 5\text{mA}$	●	190	300	mV
		$V_S = 3\text{V}$, $I_L = 20\text{mA}$	●	340	490	mV
		$V_S = 5\text{V}$, $I_L = 0$	●	170	300	mV
		$V_S = 5\text{V}$, $I_L = 5\text{mA}$	●	195	340	mV
		$V_S = 5\text{V}$, $I_L = 20\text{mA}$	●	380	550	mV

LTC6403-1

LTC6403-1 DC ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$, $V^+ = 3\text{V}$, $V^- = 0\text{V}$, $V_{\text{CM}} = V_{\text{OCM}} = V_{\text{ICM}} = \text{Mid-Supply}$, $V_{\text{SHDN}} = \text{OPEN}$, $R_I = 402\Omega$, $R_F = 402\Omega$, $R_L = \text{OPEN}$, $R_{\text{BAL}} = 100\text{k}$ (See Figure 1) unless otherwise noted. V_S is defined as $(V^+ - V^-)$. V_{OUTCM} is defined as $(V_{\text{+OUT}} + V_{\text{-OUT}})/2$. V_{ICM} is defined as $(V_{\text{+IN}} + V_{\text{-IN}})/2$. V_{OUTDIFF} is defined as $(V_{\text{+OUT}} - V_{\text{-OUT}})$. V_{INDIFF} is defined as $(V_{\text{INP}} - V_{\text{INM}})$.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OUT}	Output Voltage, Low, Either Output Pin (Note 10)	V _S = 3V, I _L = 0	●		150	220	mV
		V _S = 3V, I _L = −5mA	●		165	245	mV
		V _S = 3V, I _L = −20mA	●		210	300	mV
		V _S = 5V, I _L = 0	●		165	265	mV
		V _S = 5V, I _L = −5mA	●		175	275	mV
		V _S = 5V, I _L = −20mA	●		225	350	mV
I _{SC}	Output Short-Circuit Current, Either Output Pin (Note 11)	V _S = 2.7V	●	±30	±58		mA
		V _S = 3V	●	±30	±60		mA
		V _S = 5V	●	±35	±74		mA
A _{VOL}	Large-Signal Voltage Gain	V _S = 3V			90		dB
V _S	Supply Voltage Range		●	2.7		5.25	V
I _S	Supply Current	V _S = 2.7V	●		10.7	11.8	mA
		V _S = 3V	●		10.8	11.8	mA
		V _S = 5V	●		11	12.1	mA
I _{SHDN}	Supply Current in Shutdown	V _S = 2.7V	●		0.16	0.5	mA
		V _S = 3V	●		0.17	0.5	mA
		V _S = 5V	●		0.26	1	mA
V _{IL}	SHDN Input Logic Low	V _S = 2.7V to 5V	●			V ⁺ − 2.1	V
V _{IH}	SHDN Input Logic High	V _S = 2.7V to 5V	●	V ⁺ − 0.6			V
R _{SHDN}	SHDN Pull-Up Resistor	V _S = 5V, V _{SHDN} = 2.9V to 0V		40	66	90	kΩ
t _{ON}	Turn-On Time	V _S = 3V, V _{SHDN} = 0.5V to 3V			4		μs
t _{OFF}	Turn-Off Time	V _S = 3V, V _{SHDN} = 3V to 0.5V			350		ns

LTC6403-1 AC ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$, $V^+ = 3\text{V}$, $V^- = 0\text{V}$, $V_{\text{CM}} = V_{\text{OCM}} = V_{\text{ICM}} = \text{Mid-Supply}$, $V_{\text{SHDN}} = \text{OPEN}$, $R_I = 402\Omega$, $R_F = 402\Omega$, $R_T = 25.5\Omega$, unless otherwise noted (See Figure 2). V_S is defined as $(V^+ - V^-)$. V_{OUTCM} is defined as $(V_{\text{+OUT}} + V_{\text{-OUT}})/2$. V_{ICM} is defined as $(V_{\text{+IN}} + V_{\text{-IN}})/2$. V_{OUTDIFF} is defined as $(V_{\text{+OUT}} - V_{\text{-OUT}})$. V_{INDIFF} is defined as $(V_{\text{INP}} - V_{\text{INM}})$.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
SR	Slew Rate	$V_S = 3\text{V}$		200		V/ μs
		$V_S = 5\text{V}$		200		V/ μs
GBW	Gain-Bandwidth Product	$V_S = 3\text{V}$		200		MHz
		$V_S = 5\text{V}$		200		MHz
$f_{3\text{dB}}$	-3dB Frequency (See Figure 2)	$V_S = 3\text{V}$	●	100	200	MHz
		$V_S = 5\text{V}$	●	100	200	MHz
HD2 HD3	3MHz Distortion	$V_S = 3\text{V}$, $V_{\text{OUTDIFF}} = 2V_{\text{P-P}}$ Single-Ended Input				
		2nd Harmonic		-97		dBc
		3rd Harmonic		-95		dBc
HD2 HD3	3MHz Distortion	$V_S = 3\text{V}$, $V_{\text{OUTDIFF}} = 2V_{\text{P-P}}$ Differential Input				
		2nd Harmonic		-106		dBc
		3rd Harmonic		-94		dBc

LTC6403-1 AC ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$, $V^+ = 3\text{V}$, $V^- = 0\text{V}$, $V_{CM} = V_{OCM} = V_{ICM} = \text{Mid-Supply}$, $V_{SHDN} = \text{OPEN}$, $R_I = 402\Omega$, $R_F = 402\Omega$, $R_T = 25.5\Omega$, unless otherwise noted (See Figure 2). V_S is defined $(V^+ - V^-)$. V_{OUTCM} is defined as $(V_{+OUT} + V_{-OUT})/2$. V_{ICM} is defined as $(V_{+IN} + V_{-IN})/2$. $V_{OUTDIFF}$ is defined as $(V_{+OUT} - V_{-OUT})$. V_{INDIFF} is defined as $(V_{INP} - V_{INM})$.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
IMD	Third-Order IMD at 10MHz $f_1 = 9.5\text{MHz}$, $f_2 = 10.5\text{MHz}$	$V_S = 3\text{V}$, $V_{OUTDIFF} = 2V_{P-P}$ Envelope		-72		dBc
OIP3	Equivalent OIP3 at 3MHz (Note 12)	$V_S = 3\text{V}$		48		dBm
t_S	Settling Time 2V Step at Output	$V_S = 3\text{V}$, Single-Ended Input 1% Settling 0.1% Settling		20 30		ns ns
NF	Noise Figure, $f = 3\text{MHz}$	$R_{SOURCE} = 804\Omega$, $R_I = 402\Omega$, $R_F = 402\Omega$, $V_S = 3\text{V}$		10.8		dB
		$R_{SOURCE} = 200\Omega$, $R_I = 100\Omega$, $R_F = 402\Omega$, $V_S = 3\text{V}$		8.9		dB
$f_{3dBFILTER}$	Differential Filter 3dB Bandwidth			44.2		MHz

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The inputs +IN, -IN are protected by a pair of back-to-back diodes. If the differential input voltage exceeds 1.4V, the input current should be limited to less than 10mA. Input pins (+IN, -IN, V_{OCM} , and SHDN) are also protected by steering diodes to either supply. If the inputs should exceed either supply voltage, the input current should be limited to less than 10mA.

Note 3: A heat sink may be required to keep the junction temperature below the absolute maximum rating when the output is shorted indefinitely. Long term application of output currents in excess of the absolute maximum ratings may impair the life of the device.

Note 4: The LTC6403-1 is guaranteed functional over the operating temperature range -40°C to 85°C .

Note 5: The LTC6403C-1 is guaranteed to meet specified performance from 0°C to 70°C . The LTC6403C-1 is designed, characterized, and expected to meet specified performance from -40°C to 85°C but is not tested or QA sampled at these temperatures. The LTC6403I-1 is guaranteed to meet specified performance from -40°C to 85°C .

Note 6: Input bias current is defined as the average of the input currents flowing into Pin 6 and Pin 15 (-IN, and +IN). Input offset current is defined as the difference of the input currents flowing into Pin 15 and Pin 6 ($I_{OS} = I_{B^+} - I_{B^-}$).

Note 7: Input common mode range is tested using the test circuit of Figure 1 by measuring the differential gain with a $\pm 1\text{V}$ differential output with $V_{ICM} = \text{mid-supply}$, and also with V_{ICM} at the input common mode range limits listed in the Electrical Characteristics table, verifying that the differential gain has not deviated from the mid supply common mode input case by more than 1%, and the common mode offset (V_{OSCM}) has not deviated from the mid-supply case by more than $\pm 10\text{mV}$.

The voltage range for the output common mode range is tested using the test circuit of Figure 1 by applying a voltage on the V_{OCM} pin and testing at both mid supply and at the Electrical Characteristics table limits to verify that the differential gain has not deviated from the mid supply V_{OCM} case by more than 1%, and the common mode offset (V_{OSCM}) has not deviated by more than $\pm 10\text{mV}$ from the mid supply case.

Note 8: Input CMRR is defined as the ratio of the change in the input common mode voltage at the pins +IN or -IN to the change in differential input referred voltage offset. Output CMRR is defined as the ratio of the change in the voltage at the V_{OCM} pin to the change in differential input referred voltage offset. These specifications are strongly dependent on feedback ratio matching between the two outputs and their respective inputs, and it is difficult to measure actual amplifier performance. (See "The Effects of Resistor Pair Mismatch" in the General Applications Section of this datasheet.) For a better indicator of actual amplifier performance independent of feedback component matching, refer to the PSRR specification.


Note 9: Differential power supply rejection (PSRR) is defined as the ratio of the change in supply voltage to the change in differential input referred voltage offset. Common mode power supply rejection (PSRRCM) is defined as the ratio of the change in supply voltage to the change in the common mode offset, $V_{OUTCM} - V_{OCM}$.

Note 10: Output swings are measured as differences between the output and the respective power supply rail.

Note 11: Extended operation with the output shorted may cause junction temperatures to exceed the 150°C limit and is not recommended. See Note 3 for more details.


Note 12: A resistive load is not required when driving an AD converter with the LTC6403-1. Therefore, typical output power is very small. In order to compare the LTC6403-1 with amplifiers that require 50Ω output load, the LTC6403-1 output voltage swing driving a given R_L is converted to OIP3 as if it were driving a 50Ω load. Using this modified convention, $2V_{P-P}$ is by definition equal to 10dBm, regardless of actual R_L .

TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS


Harmonic Distortion vs Frequency




Harmonic Distortion vs Output Amplitude




Harmonic Distortion vs Frequency




Harmonic Distortion vs Output Amplitude




Input Noise Density vs Frequency




Differential Output Impedance vs Frequency




CMRR vs Frequency




Differential Slew Rate vs Temperature




Small Signal Step Response



TYPICAL PERFORMANCE CHARACTERISTICS



64031 G23



64031 G24

PIN FUNCTIONS

\overline{SHDN} (Pin 1): When \overline{SHDN} is floating or directly tied to V^+ , the LTC6403-1 is in the normal (active) operating mode. When Pin 1 is pulled a minimum of 2.1V below V^+ , the LTC6403-1 enters into a low power shutdown state. See Applications Information for more details.

V^+ , V^- (Pins 2, 10, 11 and Pins 3, 9, 12): Power Supply Pins. Three pairs of power supply pins are provided to keep the power supply inductance as low as possible to prevent any degradation of amplifier 2nd harmonic performance. It is critical that close attention be paid to supply bypassing. For single supply applications (Pins 3, 9 and 12 grounded) it is recommended that high quality 0.1 μ F surface mount

ceramic bypass capacitors be placed between Pins 2 and 3, between Pins 11 and 12, and between Pins 10 and 9 with direct short connections. Pins 3, 9 and 10 should be tied directly to a low impedance ground plane with minimal routing. For dual (split) power supplies, it is recommended that at least two additional high quality, 0.1 μ F ceramic capacitors are used to bypass pin V^+ to ground and V^- to ground, again with minimal routing. For driving large loads (<200 Ω), additional bypass capacitance may be needed for optimal performance. Keep in mind that small geometry (e.g. 0603) surface mount ceramic capacitors have a much higher self resonant frequency than do leaded capacitors, and perform best in high speed applications.

PIN FUNCTIONS

V_{OCM} (Pin 4): Output Common Mode Reference Voltage. The voltage on V_{OCM} sets the output common mode voltage level (which is defined as the average of the voltages on the +OUT and –OUT pins). The V_{OCM} pin is the midpoint of an internal resistive voltage divider between V⁺ and V[–] that develops a (default) mid-supply voltage potential to maximize output signal swing. The V_{OCM} pin can be overdriven by an external voltage reference capable of driving the input impedance presented by the V_{OCM} pin. On the LTC6403-1, the V_{OCM} pin has an input resistance of approximately 23k to a mid-supply potential. The V_{OCM} pin should be bypassed with a high quality ceramic bypass capacitor of at least 0.01μF, (unless you are using split supplies, then connect directly to a low impedance, low noise ground plane) to minimize common mode noise from being converted to differential noise by impedance mismatches both external and internal to the IC.

NC (Pins 5, 16): No Connection. These pins are not connected internally.


+OUT, –OUT (Pins 7, 14): Unfiltered Output Pins. Each amplifier output is designed to drive a load capacitance of 10pF. This means the amplifier can drive 10pF from each output to ground or 5pF differentially. Larger capacitive loads should be decoupled with at least 25Ω resistors from each output.

+OUTF, –OUTF (Pins 8, 13): Filtered Output Pins. These pins have a series 100Ω resistor connected between the filtered and unfiltered outputs and three 12pF capacitors. Both +OUTF, and –OUTF have 12pF to V[–], plus an additional 12pF differentially between +OUTF and –OUTF. This filter creates a differential low pass pole with a –3dB bandwidth of 44.2MHz.

+IN, –IN (Pins 15, 6): Non-Inverting and Inverting Input pins of the amplifier, respectively. For best performance, it is highly recommended that stray capacitance be kept to an absolute minimum by keeping printed circuit connections as short as possible and stripping back nearby surrounding ground plane away from these pins.

Exposed Pad (Pin 17): Tie the pad to V[–] (Pins 3, 9, and 12). If split supplies are used, do not tie the pad to ground.

BLOCK DIAGRAM



APPLICATIONS INFORMATION




Figure 1. DC Test Circuit

APPLICATIONS INFORMATION




Figure 2. AC Test Circuit (–3dB BW testing)

APPLICATIONS INFORMATION

Functional Description

The LTC6403-1 is a small outline, wide band, low noise, and low distortion fully-differential amplifier with accurate output phase balancing. The LTC6403-1 is optimized to drive low voltage, single-supply, differential input analog-to-digital converters (ADCs). The LTC6403-1's output is capable of swinging rail-to-rail on supplies as low as 2.7V, which makes the amplifier ideal for converting ground referenced, single-ended signals into V_{OCM} referenced differential signals in preparation for driving low voltage, single-supply, differential input ADCs. Unlike traditional op amps which have a single output, the LTC6403-1 has two outputs to process signals differentially. This allows for two times the signal swing in low voltage systems when compared to single-ended output amplifiers. The balanced differential nature of the amplifier also provides even-order harmonic distortion cancellation, and less susceptibility to common mode noise (like power supply noise). The LTC6403-1 can be used as a single ended input to differential output amplifier, or as a differential input to differential output amplifier.

The LTC6403-1's output common mode voltage, defined as the average of the two output voltages, is independent of the input common mode voltage, and is adjusted by applying a voltage on the V_{OCM} pin. If the pin is left open, an internal resistive voltage divider develops a potential halfway between the V^+ and V^- pin voltages. Whenever V_{OCM} is not hard tied to a low impedance ground plane, it is recommended that a high quality ceramic capacitor is used to bypass the V_{OCM} pin to a low impedance ground plane (See Layout Considerations in this document). The LTC6403-1's internal common mode feedback path forces accurate output phase balancing to reduce even order harmonics, and centers each individual output about the potential set by the V_{OCM} pin.

$$V_{OUTCM} = V_{OCM} = \frac{V_{+OUT} + V_{-OUT}}{2}$$

The outputs (+OUT and -OUT) of the LTC6403-1 are capable of swinging rail-to-rail. They can source or sink up to approximately 60mA of current.

Additional outputs (+OUTF and -OUTF) are available that provide filtered versions of the +OUT and -OUT outputs. An on-chip single pole RC passive filter bandlimits the filtered outputs to a -3dB frequency of 44.2MHz. The user has a choice of using the unfiltered outputs, the filtered outputs, or modifying the filtered outputs to adjust the frequency response by adding additional components (see Output Filter Considerations and Use section).

In applications where the full bandwidth of the LTC6403-1 is desired, the unfiltered outputs (+OUT and -OUT) should be used. The unfiltered outputs +OUT and -OUT are designed to drive 10pF to ground (or 5pF differentially). Capacitances greater than 10pF will produce excess peaking, which can be mitigated by placing at least 25Ω in series with the output.

Input Pin Protection

The LTC6403-1's input stage is protected against differential input voltages that exceed 1.4V by two pairs of back to back diodes connected in anti-parallel series between +IN and -IN (Pins 6 and 15). In addition, the input pins have steering diodes to either power supply. If the input pair is over-driven, the current should be limited to under 10mA to prevent damage to the IC. The LTC6403-1 also has steering diodes to either power supply on the V_{OCM} , and \overline{SHDN} pins (Pins 4 and 1), and if exposed to voltages which exceed either supply, they too, should be current limited to under 10mA.

\overline{SHDN} Pin

If the \overline{SHDN} pin (Pin 1), is pulled 2.1V below the positive supply, the LTC6403-1 will power down. The pin has the Thevenin equivalent impedance of approximately 66k to V^+ . If the pin is left unconnected, an internal pull-up resistor of 150k will keep the part in normal active operation. Care should be taken to control leakage currents at this pin to under 1μA to prevent inadvertently putting the LTC6403-1 into shutdown. In shutdown, all biasing current sources are shut off, and the output pins, +OUT and -OUT, will each appear as an open collector with a non-linear capacitor in parallel and steering diodes to either supply. Because of

APPLICATIONS INFORMATION

the non-linear capacitance, the outputs still have the ability to sink and source small amounts of transient current if exposed to significant voltage transients. The inputs (+IN and -IN) appear as anti-parallel diodes which can conduct if voltage transients at the input exceed 1.4V. The inputs also have steering diodes to either supply. The turn-on time between the shutdown and active states is typically 4μs, and turn-off time is typically 350ns.

General Amplifier Applications

As levels of integration have increased and correspondingly, system supply voltages decreased, there has been a need for ADCs to process signals differentially in order to maintain good signal to noise ratios. These ADCs are typically operated from a single supply voltage which can be as low as 3V (2.7V min), and will have an optimal common mode input range near mid-supply. The LTC6403-1 makes interfacing to these ADCs trivial, by providing both single ended to differential conversion as well as common mode level shifting. The front page of this datasheet shows a typical application. Referring to Figure 1, the gain to $V_{OUTDIFF}$ from V_{INM} and V_{INP} is:

$$V_{OUTDIFF} = V_{+OUT} - V_{-OUT} \approx \frac{R_F}{R_I} \cdot (V_{INP} - V_{INM})$$

Note from the above equation, the differential output voltage ($V_{+OUT} - V_{-OUT}$) is completely independent of input and output common mode voltages. This makes the LTC6403-1 ideally suited for pre-amplification, level shifting and conversion of single-ended input signals to differential output signals in preparation for driving differential input ADCs.

Effects of Resistor Pair Mismatch

Figure 3 shows a circuit diagram with takes into consideration that real world resistors will not perfectly match. Assuming infinite open loop gain, the differential output relationship is given by the equation:

$$V_{OUTDIFF} = V_{+OUT} - V_{-OUT} \approx \frac{R_F}{R_I} \cdot V_{INDIFF} + \frac{\Delta\beta}{\beta_{AVG}} \cdot V_{INCM} - \frac{\Delta\beta}{\beta_{AVG}} \cdot V_{OCM}$$

where:

R_F is the average of R_{F1} , and R_{F2} , and R_I is the average of R_{I1} , and R_{I2} .

β_{AVG} is defined as the average feedback factor (or gain) from the outputs to their respective inputs:

$$\beta_{AVG} = \frac{1}{2} \cdot \left(\frac{R_{I1}}{R_{I1} + R_{F1}} + \frac{R_{I2}}{R_{I2} + R_{F2}} \right)$$

$\Delta\beta$ is defined as the difference in feedback factors:

$$\Delta\beta = \frac{R_{I2}}{R_{I2} + R_{F2}} - \frac{R_{I1}}{R_{I1} + R_{F1}}$$

V_{INCM} is defined as the average of the two input voltages V_{INP} , and V_{INM} (also called the source-referred input common mode voltage):

$$V_{INCM} = \frac{1}{2} \cdot (V_{INP} + V_{INM})$$

and V_{INDIFF} is defined as the difference of the input voltages:

$$V_{INDIFF} = V_{INP} - V_{INM}$$




Figure 3. Real-World Application with Feedback Resistor Pair Mismatch

APPLICATIONS INFORMATION

When the feedback ratios mismatch ($\Delta\beta$), common mode to differential conversion occurs.

Setting the differential input to zero ($V_{INDIFF} = 0$), the degree of common mode to differential conversion is given by the equation:

$$V_{OUTDIFF} = V_{+OUT} - V_{-OUT} \approx (V_{INCM} - V_{OCM}) \cdot \frac{\Delta\beta}{\beta_{AVG}}$$

In general, the degree of feedback pair mismatch is a source of common mode to differential conversion of both signals and noise. Using 1% resistors or better will mitigate most problems, and will provide about 34dB worst case of common mode rejection. Using 0.1% resistors will provide about 54dB of common mode rejection. A low impedance ground plane should be used as a reference for both the input signal source and the V_{OCM} pin. Directly shorting V_{OCM} to this ground or bypassing the V_{OCM} with a high quality 0.1 μ F ceramic capacitor to this ground plane will further mitigate against common mode signals being converted to differential.

There may be concern on how feedback ratio mismatch affects distortion. Distortion caused by feedback ratio mismatch using 1% resistors or better is negligible. However, in single supply level shifting applications where there is a voltage difference between the input common mode voltage and the output common mode voltage, resistor mismatch can make the apparent voltage offset of the amplifier appear worse than specified.

The apparent input referred offset induced by feedback ratio mismatch is derived from the above equation:

$$V_{OSDIFF(APPERENT)} \approx (V_{INCM} - V_{OCM}) \cdot \Delta\beta$$

Using the LTC6403-1 in a single supply application on a single 5V supply with 1% resistors, and the input common mode grounded, with the V_{OCM} pin biased at mid-supply, the worst case mismatch can induce 25mV of apparent offset voltage. With 0.1% resistors, the worst case apparent offset reduces to 2.5mV.

Input Impedance and Loading Effects

The input impedance looking into the V_{INP} or V_{INM} input of Figure 1 depends on whether the sources V_{INP} and V_{INM} are fully differential. For balanced input sources ($V_{INP} = -V_{INM}$), the input impedance seen at either input is simply:

$$R_{INP} = R_{INM} = R_I$$

For single ended inputs, because of the signal imbalance at the input, the input impedance increases over the balanced differential case. The input impedance looking into either input is:

$$R_{INP} = R_{INM} = \frac{R_I}{\left(1 - \frac{1}{2} \cdot \left(\frac{R_F}{R_I + R_F}\right)\right)}$$

Input signal sources with non-zero output impedances can also cause feedback imbalance between the pair of feedback networks. For the best performance, it is recommended that the source's output impedance be compensated. If input impedance matching is required by the source, R_1 should be chosen (see Figure 4):

$$R_1 = \frac{R_{INM} \cdot R_S}{R_{INM} - R_S}$$

According to Figure 4, the input impedance looking into the differential amp (R_{INM}) reflects the single ended source case, thus:

$$R_{INM} = \frac{R_I}{\left(1 - \frac{1}{2} \cdot \left(\frac{R_F}{R_I + R_F}\right)\right)}$$

R_2 is chosen to balance $R_1 \parallel R_S$:

$$R_2 = \frac{R_I \cdot R_S}{R_I + R_S}$$

APPLICATIONS INFORMATION




Figure 4. Optimal Compensation for Signal Source Impedance

Input Common Mode Voltage Range

The LTC6403-1's input common mode voltage (V_{ICM}) is defined as the average of the two input voltages, V_{+IN} , and V_{-IN} . It extends from V^- to 1.4V below V^+ .

For fully differential input applications, where $V_{INP} = -V_{INM}$, the input common mode voltage is approximately (Refer to Figure 5):

$$V_{ICM} = \frac{V_{+IN} + V_{-IN}}{2} \approx V_{VOCM} \cdot \left(\frac{R_I}{R_I + R_F} \right) + V_{CM} \cdot \left(\frac{R_F}{R_F + R_I} \right)$$

With singled ended inputs, there is an input signal component to the input common mode voltage. Applying only




Figure 5. Circuit for Common Mode Range

V_{INP} (setting V_{INM} to zero), the input common voltage is approximately:

$$V_{ICM} = \frac{V_{+IN} + V_{-IN}}{2} \approx V_{VOCM} \cdot \left(\frac{R_I}{R_I + R_F} \right) + V_{CM} \cdot \left(\frac{R_F}{R_F + R_I} \right) + \frac{V_{INP}}{2} \cdot \left(\frac{R_F}{R_F + R_I} \right)$$

Output Common Mode Voltage Range

The output common mode voltage is defined as the average of the two outputs:

$$V_{OUTCM} = V_{VOCM} = \frac{V_{+OUT} + V_{-OUT}}{2}$$

The V_{OCM} pin sets this average by an internal common mode feedback loop. The output common mode range extends from 1.1V above V^- to 1V below V^+ . The V_{OCM} pin sits in the middle of an internal voltage divider which sets the default mid-supply open circuit potential.

In single supply applications, where the LTC6403-1 is used to interface to an ADC, the optimal common mode input range to the ADC is often determined by the ADC's reference. If the ADC makes a reference available for setting the input common mode voltage, it can be directly tied to the V_{OCM} pin, but must be capable of driving the input impedance presented by the V_{OCM} as listed in the Electrical Characteristics Table. This impedance can be assumed to be connected to a mid-supply potential. If an external reference drives the V_{OCM} pin, it should still be bypassed with a high quality 0.01 μ F or higher capacitor to a low impedance ground plane to filter any thermal noise and to prevent common mode signals on this pin from being inadvertently converted to differential signals.

Output Filter Considerations and Use

Filtering at the output of the LTC6403-1 is often desired to provide either anti-aliasing or improved signal to noise ratio. To simplify this filtering, the LTC6403-1 includes an additional pair of differential outputs (+OUTF and -OUTF) which incorporate an internal lowpass filter network with a -3dB bandwidth of 44.2MHz (Figure 6).

APPLICATIONS INFORMATION

These pins each have an output impedance of 100Ω . Internal capacitances are 12pF to V^- on each filtered output, plus an additional 12pF capacitor connected differentially between the two filtered outputs. This resistor/capacitor combination creates filtered outputs that look like a series 100Ω resistor with a 36pF capacitor shunting each filtered output to AC ground, providing a -3dB bandwidth of 44.2MHz , and a noise bandwidth of 69.4MHz . The filter cutoff frequency is easily modified with just a few external components. To increase the cutoff frequency, simply add 2 equal value resistors, one between $+OUT$ and $+OUTF$ and the other between $-OUT$ and $-OUTF$ (Figure 7). These resistors, in parallel with the internal 100Ω resistors, lower the overall resistance and therefore increase filter bandwidth. For example, to double the filter bandwidth, add two external 100Ω resistors to lower the series filter resistance to 50Ω . The 36pF of capacitance remains unchanged, so filter bandwidth doubles. Keep in mind, the series resistance also serves to decouple the outputs from load capacitance. The unfiltered outputs of the LTC6403-1 are designed to drive 10pF to ground or 5pF differentially, so care should be taken to not lower the effective impedance between $+OUT$ and $+OUTF$ or $-OUT$ and $-OUTF$ below 25Ω .

To decrease filter bandwidth, add two external capacitors, one from $+OUTF$ to ground, and the other from $-OUTF$ to ground. A single differential capacitor connected between

$+OUTF$ and $-OUTF$ can also be used, and since it is being driven differentially it will appear at each filtered output as a single-ended capacitance of twice the value. To halve the filter bandwidth, for example, two 36pF capacitors could be added (one from each filtered output to ground). Alternatively, one 18pF capacitor could be added between the filtered outputs, again halving the filter bandwidth. Combinations of capacitors could be used as well; a three capacitor solution of 12pF from each filtered output to ground plus a 12pF capacitor between the filtered outputs would also halve the filter bandwidth (Figure 8).




Figure 7. LTC6403-1 Filter Topology Modified for 2x Filter Bandwidth (2 External Resistors)




Figure 6. LTC6403-1 Internal Filter Topology




Figure 8. LTC6403-1 Filter Topology Modified for 1/2x Filter Bandwidth (3 External Capacitors)

LTC6403-1

APPLICATIONS INFORMATION

Noise Considerations

The LTC6403-1's input referred voltage noise is on the order of $2.8\text{nV}/\sqrt{\text{Hz}}$. Its input referred current noise is on the order of $1.8\text{pA}/\sqrt{\text{Hz}}$. In addition to the noise generated by the amplifier, the surrounding feedback resistors also contribute noise. A noise model is shown in Figure 9. The output noise generated by both the amplifier and the feedback components is governed by the equation:

$$e_{no} = \sqrt{\left(e_{ni} \cdot \left(1 + \frac{R_F}{R_I} \right) \right)^2 + 2 \cdot (I_n \cdot R_F)^2 + 2 \cdot \left(e_{nRI} \cdot \left(\frac{R_F}{R_I} \right) \right)^2 + 2 \cdot e_{nRF}^2}$$

A plot of this equation, and a plot of the noise generated by the feedback components for the LTC6403-1 is shown in Figure 10.

The LTC6403-1's input referred voltage noise contributes the equivalent noise of a 480Ω resistor. When the feedback network is comprised of resistors whose values are less than this, the LTC6403-1's output noise is voltage noise dominant (See Figure 10.):

$$e_{no} \approx e_{ni} \cdot \left(1 + \frac{R_F}{R_I} \right)$$

Feedback networks consisting of resistors with values greater than about 1k will result in output noise which is resistor noise and amplifier current noise dominant.

$$e_{no} \approx \sqrt{2} \cdot \sqrt{(I_n \cdot R_F)^2 + \left(1 + \frac{R_F}{R_I} \right) \cdot 4 \cdot k \cdot T \cdot R_F}$$

Lower resistor values ($<400\Omega$) always result in lower noise at the penalty of increased distortion due to increased loading of the feedback network on the output. Higher




Figure 9. Noise Model of the LTC6403-1

APPLICATIONS INFORMATION




Figure 10. LTC6403-1 Output Spot Noise vs Spot Noise Contributed by Feedback Network Alone

resistor values (but still less than 2k) will result in higher output noise, but improved distortion due to less loading on the output. The optimal feedback resistance for the LTC6403-1 runs between 400Ω to 2k.

The differential filtered outputs +OUTF and –OUTF will have a little higher spot noise than the unfiltered outputs (due to the two 100Ω resistors which contribute 1.3nV/√Hz each), but actually will provide superior signal-to-noise ratios in noise bandwidths exceeding 69.4MHz due to the noise-filtering function the filter provides.

Layout Considerations

Because the LTC6403-1 is a very high speed amplifier, it is sensitive to both stray capacitance and stray inductance. Three pairs of power supply pins are provided to keep the power supply inductance as low as possible to prevent any degradation of amplifier 2nd Harmonic distortion performance. It is critical that close attention be paid to supply bypassing. For single supply applications (Pins 3, 9 and 12 grounded) it is recommended that 3 high quality 0.1μF surface mount ceramic bypass capacitor be placed between pins 2 and 3, between pins 11 and 12, and between pins 10 and 9 with direct short connections. Pins 3, 9 and 10 should be tied directly to a low impedance ground plane with minimal routing. For dual (split) power

supplies, it is recommended that at least two additional high quality, 0.1μF ceramic capacitors are used to bypass pin V⁺ to ground and V⁻ to ground, again with minimal routing. For driving large loads (<200Ω), additional bypass capacitance may be needed for optimal performance. Keep in mind that small geometry (e.g. 0603) surface mount ceramic capacitors have a much higher self resonant frequency than do leaded capacitors, and perform best in high speed applications.

Any stray parasitic capacitances to ground at the summing junctions +IN, and –IN should be kept to an absolute minimum even if it means stripping back the ground plane away from any trace attached to this node. This becomes especially true when the feedback resistor network uses resistor values >2k in circuits with R_F = R_I. Excessive peaking in the frequency response can be mitigated by adding small amounts of feedback capacitance around R_F. Always keep in mind the differential nature of the LTC6403-1, and that it is critical that the load impedances seen by both outputs (stray or intended) should be as balanced and symmetric as possible. This will help preserve the natural balance of the LTC6403-1, which minimizes the generation of even order harmonics, and preserves the rejection of common mode signals and noise.

It is highly recommended that the V_{OCM} pin be either hard tied to a low impedance ground plane (in split supply applications), or bypassed to ground with a high quality ceramic capacitor whose value exceeds 0.01μF. This will help stabilize the common mode feedback loop as well as prevent thermal noise from the internal voltage divider and other external sources of noise from being converted to differential noise due to divider mismatches in the feedback networks. It is also recommended that the resistive feedback networks comprise 1% resistors (or better) to enhance the output common mode rejection. This will also prevent the V_{OCM}-referred common mode noise of the common mode amplifier path (which cannot be filtered) from being converted to differential noise, degrading the differential noise performance.

APPLICATIONS INFORMATION

Interfacing the LTC6403-1 to A/D Converters

The LTC6403-1's rail-to-rail output and fast settling time make the LTC6403-1 ideal for interfacing to low voltage, single supply, differential input ADCs. The sampling process of ADCs creates a sampling glitch caused by switching in the sampling capacitor on the ADC front end which momentarily "shorts" the output of the amplifier as charge is transferred between the amplifier and the sampling capacitor. The amplifier must recover and settle from this load transient before this acquisition period ends for a valid representation of the input signal. In general, the LTC6403-1 will settle much more quickly from these periodic load impulses than from a 2V input step, but it is a good idea to either use the filtered outputs to drive the ADC (Figure 11 shows an example of this), or to place a discrete R-C filter network between the differential unfiltered outputs of the LTC6403-1 and the input of the ADC

to help absorb the charge injection that comes out of the ADC from the sampling process. The capacitance of the filter network serves as a charge reservoir to provide high frequency charging during the sampling process, while the two resistors of the filter network are used to dampen and attenuate any charge kickback from the ADC. The selection of the R-C time constant is trial and error for a given ADC, but the following guidelines are recommended: Choosing too large of a resistor in the decoupling network will create a voltage divider between the dynamic input impedance of the ADC and the decoupling resistors leaving insufficient settling time. Choosing too small of a resistor will possibly prevent the resistor from properly dampening the load transient caused by the sampling process, prolonging the time required for settling. 16-bit applications require a minimum of 11 R-C time constants to settle. It is recommended that the capacitor chosen have a high quality dielectric (for example, COG multilayer ceramic).






Figure 11. Interfacing the LTC6403-1 to ADC (Shared 3.3V Supply Voltage)

PACKAGE DESCRIPTION

UD Package
16-Lead Plastic QFN (3mm × 3mm)
 (Reference LTC DWG # 05-08-1691)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS



NOTE:

1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE MO-220 VARIATION (WEED-2)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

LTC6403-1

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
High-Speed Differential Amplifiers/Differential Op Amps		
LT1994	Low Noise, Low Distortion Differential Op Amp	16-Bit Performance at 1MHz, Rail-to-Rail Outputs
LT5514	Ultralow Distortion IF Amplifier/ADC Driver with Digitally Controlled Gain	OIP3 = 47dBm at 100MHz, Gain Control Range 10.5dB to 33dB
LT5524	Low Distortion IF Amplifier/ADC Driver with Digitally Controlled Gain	OIP3 = 40dBm at 100MHz, Gain Control Range 4.5dB to 37dB
LTC6401-20	1.3GHz Low Noise Low Distortion Differential ADC Driver	$A_V = 20\text{dB}$, 50mA Supply Current, IMD = -74dBc at 140MHz
LTC6401-26	1.6GHz Low Noise Low Distortion Differential ADC Driver	$A_V = 26\text{dB}$, 45mA Supply Current, IMD = -72dBc at 140MHz
LT6402-6	300MHz Differential Amplifier/ADC Driver	$A_V = 6\text{dB}$, Distortion < -80dBc at 25MHz
LT6402-12	300MHz Differential Amplifier/ADC Driver	$A_V = 12\text{dB}$, Distortion < -80dBc at 25MHz
LT6402-20	300MHz Differential Amplifier/ADC Driver	$A_V = 20\text{dB}$, Distortion < -80dBc at 25MHz
LTC6404-1	600MHz Rail-to-Rail Output Differential Op Amp	$A_V = 1$ Stable, $1.6\text{nV}/\sqrt{\text{Hz}}$, -90dBc Distortion at 10MHz
LTC6404-2	900MHz Rail-to-Rail Output Differential Op Amp	$A_V = 2$ Stable, $1.6\text{nV}/\sqrt{\text{Hz}}$, -95dBc Distortion at 10MHz
LTC6404-4	1800MHz Rail-to-Rail Output Differential Op Amp	$A_V = 4$ Stable, $1.6\text{nV}/\sqrt{\text{Hz}}$, -98dBc Distortion at 10MHz
LTC6406	3GHz Rail-to-Rail Input Differential Op Amp	$1.6\text{nV}/\sqrt{\text{Hz}}$ Noise, -72dBc Distortion at 50MHz, 18mA
LT6411	Low Power Differential ADC Driver/Dual Selectable Gain Amplifier	16mA Supply Current, IMD3 = -83dBc at 70MHz, $A_V = 1, -1$ or 2
High-Speed Single-Ended Output Op Amps		
LT1812/LT1813/LT1814	High Slew Rate Low Cost Single/Dual/Quad Op Amps	750V/ μsec , 3mA Supply Current, $8\text{nV}/\sqrt{\text{Hz}}$ Noise
LT1815/LT1816/LT1817	Very High Slew Rate Low Cost Single/Dual/Quad Op Amps	1500V/ μsec , 6.5mA Supply Current, $6\text{nV}/\sqrt{\text{Hz}}$ Noise
LT1818/LT1819	Ultra High Slew Rate Low Cost Single/Dual Op Amps	2500V/ μsec , 9mA Supply Current, $6\text{nV}/\sqrt{\text{Hz}}$ Noise
LT6200/LT6201	Rail-to-Rail Input and Output Low Noise Single/Dual Op Amps	$0.95\text{nV}/\sqrt{\text{Hz}}$ Noise, 165MHz GBW, Distortion = -80dBc at 1MHz
LT6204/LT6203/LT6204	Rail-to-Rail Input and Output Low Noise Single/Dual/Quad Op Amps	$1.9\text{nV}/\sqrt{\text{Hz}}$ Noise, 3mA Supply Current, 100MHz GBW
LT6230/LT6231/LT6232	Rail-to-Rail Output Low Noise Single/Dual/Quad Op Amps	$1.1\text{nV}/\sqrt{\text{Hz}}$ Noise, 3.5mA Supply Current, 215MHz GBW
LT6233/LT6234/LT6235	Rail-to-Rail Output Low Noise Single/Dual/Quad Op Amps	$1.9\text{nV}/\sqrt{\text{Hz}}$ Noise, 1.2mA Supply Current, 60MHz GBW
Integrated Filters		
LTC1562-2	Very Low Noise, 8 th Order Filter Building Block	Lowpass and Bandpass Filters Up to 300kHz
LT1568	Very Low Noise, 4 th Order Filter Building Block	Lowpass and Bandpass Filters Up to 10MHz
LTC1569-7	Linear Phase, Tunable 10 th Order Lowpass Filter	Single-Resistor Programmable Cut-Off to 300kHz
LT6600-2.5	Very Low Noise Differential 2.5MHz Filter	SNR = 86dB at 3V Supply, 4 th Order Filter
LT6600-5	Very Low Noise Differential 5MHz Filter	SNR = 82dB at 3V Supply, 4 th Order Filter
LT6600-10	Very Low Noise Differential 10MHz Filter	SNR = 82dB at 3V Supply, 4 th Order Filter
LT6600-15	Very Low Noise Differential 15MHz Filter	SNR = 76dB at 3V Supply, 4 th Order Filter
LT6600-20	Very Low Noise Differential 20MHz Filter	SNR = 76dB at 3V Supply, 4 th Order Filter