




## N-Channel Logic Level Enhancement Mode Field Effect Transistor

### PRODUCT SUMMARY

V <sub>DSS</sub>	I <sub>D</sub>	R <sub>DS(ON)</sub> (mΩ) Max
40V	50A	9 @ V <sub>GS</sub> = 10V

### FEATURES

- Super high dense cell design for low R<sub>DS(ON)</sub>.
- Rugged and reliable.
- TO-252 and TO-251 Package.



### ABSOLUTE MAXIMUM RATINGS (TC=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	40	V
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Drain Current-Continuous <sup>a</sup> @Ta	I <sub>D</sub>	50	A
25°C			
-Pulsed <sup>b</sup>	I <sub>DM</sub>	100	A
Drain-Source Diode Forward Current <sup>a</sup>	I <sub>S</sub>	20	A
Avalanche Current <sup>c</sup>	I <sub>AS</sub>	23	A
Avalanche Energy <sup>c</sup>	E <sub>AS</sub>	130	mJ
Maximum Power Dissipation <sup>a</sup>	P <sub>D</sub>	50	W
Ta=25°C			
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 to 175	°C

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	3	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	50	°C/W

# STU/D432S

ELECTRICAL CHARACTERISTICS (T<sub>C</sub>=25 °C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250uA	40			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 32V, V <sub>GS</sub> = 0V			1	uA
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V, V <sub>DS</sub> = 0V			±100	nA
ON CHARACTERISTICS <sup>a</sup>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250uA	1.25	1.6	3	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 10A		7	9	mohm
		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 5A		9	11	mohm
On-State Drain Current	I <sub>D(ON)</sub>	V <sub>DS</sub> = 10V, V <sub>GS</sub> = 10V	30			A
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> = 10V, I <sub>D</sub> = 10A		28		S
DYNAMIC CHARACTERISTICS <sup>b</sup>						
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 0V f = 1.0MHz		1130		pF
Output Capacitance	C <sub>OSS</sub>			240		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>			145		pF
SWITCHING CHARACTERISTICS <sup>b</sup>						
Turn-On Delay Time	t <sub>D(ON)</sub>	V <sub>DD</sub> = 15V I <sub>D</sub> = 10 A V <sub>GS</sub> = 10V R <sub>GEN</sub> = 3.3 ohm		18		ns
Rise Time	t <sub>r</sub>			22		ns
Turn-Off Delay Time	t <sub>D(OFF)</sub>			61		ns
Fall Time	t <sub>f</sub>			9.6		ns
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = 15V, I <sub>D</sub> = 10A, V <sub>GS</sub> = 10V		23.5		nC
		V <sub>DS</sub> = 15V, I <sub>D</sub> = 10A, V <sub>GS</sub> = 4.5V		11.5		nC
Gate-Source Charge	Q <sub>gs</sub>	V <sub>DS</sub> = 15V, I <sub>D</sub> = 10A V <sub>GS</sub> = 10V		2.7		nC
Gate-Drain Charge	Q <sub>gd</sub>			3.2		nC

# STU/D432S

## ELECTRICAL CHARACTERISTICS ( $T_C=25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>DRAIN-SOURCE DIODE CHARACTERISTICS <sup>a</sup></b>						
Diode Forward Voltage	$V_{SD}$	$V_{GS} = 0V, I_S = 20A$		0.91	1.3	V

### Notes

- a. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
- b. Guaranteed by design, not subject to production testing.
- c. Starting  $T_J=25^{\circ}\text{C}$ ,  $L=0.5\text{mH}$ ,  $R_G=25\Omega$ ,  $I_{AS}=23A$ ,  $V_{DD}\leq V_{(BR)DSS}$  (See Figure13)




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance Variation with Drain Current and Temperature

# STU/D432S




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature




Figure 7. On-Resistance vs. Gate-Source Voltage




Figure 8. Body Diode Forward Voltage Variation with Source Current

# STU/D432S




Figure 9. Capacitance




Figure 10. Gate Charge




Figure 11. switching characteristics




Figure 12. Maximum Safe Operating Area







