Silicon NPN Power Transistors 2SD536

DESCRIPTION

- With TO-3 package
- High voltage,high speed
- Low collector saturation voltage

APPLICATIONS

- Switching regulators
- DC-DC converters
- General purpose power amplifiers

Fig.1 simplified outline (TO-3) and symbol

PINNING(see Fig.2)

PIN	DESCRIPTION
1	Base
2	Emitter
3	Collector

Absolute maximum ratings(Ta=℃)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V_{CBO}	Collector-base voltage	Open emitter	200	V
V_{CEO}	Collector-emitter voltage	Open base	200	V
V_{EBO}	Emitter-base voltage	Open collector	5	V
I_C	Collector current		10	A
I_B	Base current		5	A
P_C	Collector power dissipation	T_C=25℃	100	W
T_j	Junction temperature		150	℃
T_{stg}	Storage temperature		-55~150	℃

Silicon NPN Power Transistors 2SD536

CHARACTERISTICS

Tj=25℃ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
$V_{CEO(SUS)}$	Collector-emitter sustaining voltage	I_C=100mA ;I_B=0	200			V
$V_{(BR)CBO}$	Collector-base breakdown voltage	I_C=0.1mA ;I_E=0	200			V
$V_{(BR)EBO}$	Emitter-base breakdown voltage	I_E=0.1mA ;I_C=0	5			V
V_{CEsat}	Collector-emitter saturation voltage	I_C=5A; I_B=1A			1.0	V
V_{BEsat}	Base-emitter saturation voltage	I_C=5A; I_B=1A			1.5	V
I_{CBO}	Collector cut-off current	V_{CB}=200V; I_E=0			0.1	mA
I_{EBO}	Emitter cut-off current	V_{EB}=5V; I_C=0			0.1	mA
h_{FE}	DC current gain	I_C=5A ; V_{CE}=5V	50			

Silicon NPN Power Transistors 2SD536

PACKAGE OUTLINE



Fig.2 outline dimensions (unindicated tolerance:±0.1mm)