查询ADS6445QFN-64供应商

捷多邦,专业PCB打样工厂,24小时加急出货

TEXAS INSTRUMENTS

ADS6445-EP

www.ti.com

SLAS573-FEBRUARY 2008

QUAD CHANNEL, 14 BIT, 125 MSPS ADC WITH SERIAL LVDS OUTPUTS

FEATURES

- Controlled Baseline
 - One Assembly
 - Test Site
 - One Fabrication Site
- –55°C to 125°C Operating Junction Temperature Range
- Enhanced Diminishing Manufacturing Sources
 (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Sample Rate: 125 MSPS
- 14-Bit Resolution with No Missing Codes
- Simultaneous Sample and Hold
- 3.5-dB Coarse Gain and up to 6-dB
 Programmable Fine Gain for SFDR/SNR
 Trade-Off
- Serialized LVDS Outputs with Programmable Internal Termination Option
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Supports Sine, LVCMOS, LVPECL, LVDS Clock Inputs and Amplitude Down to 400 mV_{PP}
- Internal Reference with External Reference
 Support
- No External Decoupling Required for References
- 3.3-V Analog and Digital Supply
- 64-pin QFN Package (9 mm × 9 mm)
- Pin Compatible 12-Bit Family (ADS642x)
- Feature Compatible Dual Channel Family (ADS624x, ADS644x)

APPLICATIONS

- Base-Station IF Receivers
- Diversity Receivers
- Medical Imaging
- Test Equipment

Table 1. ADS64XX Quad Channel Family⁽¹⁾

	125 MSPS	105 MSPS	80 MSPS	65 MSPS
ADS644X 14 Bit	ADS6445	ADS6444	ADS6443	ADS6442
ADS642X 12 Bit	ADS6425	ADS6424	ADS6423	ADS6422

(1) Product Preview for ADS6444, ADS6443, ADS6442 and ADS642X family

		ADS6445	ADS6444	ADS6443	ADS6442
SFDR, dBc	Fin = 10 MHz (0 dB gain)	87	91	92	93
	Fin = 170 MHz (3.5 dB gain)	79	83	84	84
SINAD, dBFS	Fin = 10 MHz (0 dB gain)	73.4	73.4	74.2	74.3
	Fin = 170 MHz (3.5 dB gain)	68.3	69.3	69.4	70
Power, per channel, mW		420	340	300	265

Table 2. Performance Summary

DESCRIPTION/ORDERING INFORMATION

The ADS6445/ADS6444/ADS6443/ADS6442 (ADS644X) is a family of high performance 14 bit 125/105/80/65 MSPS quad channel A-D converters. Serial LVDS data outputs reduce the number of interface lines, resulting in a compact 64 pin QFN package (9 mm × 9 mm) that allows for high system integration density. The device includes 3.5 dB coarse gain option that can be used to improve SFDR performance with little degradation in SNR. In addition to the coarse gain, fine gain options also exist, programmable in 1 dB steps up to 6 dB.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLAS573-FEBRUARY 2008



www.ti.com

The output interface is 2-wire, where each ADC data is serialized and output over two LVDS pairs. This makes it possible to halve the serial data rate (compared to a 1-wire interface) and restrict it to less than 1 Gbps easing receiver design. The ADS644X also includes the traditional 1-wire interface that can be used at lower sampling frequencies.

An internal phase lock loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock. The bit clock is used to serialize the 14 bit data from each channel. In addition to the serial data streams, the frame and bit clocks also are transmitted as LVDS outputs.

The LVDS output buffers have features such as programmable LVDS currents, current doubling modes and internal termination options. These can be used to widen eye openings and improve signal integrity, easing capture by the receiver.

The ADC channel outputs can be transmitted either as MSB or LSB first and 2s complement or straight binary.


The ADS644X has internal references, but also can support an external reference mode. The device is specified over –55°C to 125°C operating junction temperature range.



www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



PACKAGE/ORDERING INFORMATION⁽¹⁾

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR ⁽²⁾	SPECIFIED JUNCTION TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS6445	QFN-64 ⁽³⁾	RGC	–55°C to 125°C	6445EP	ADS6445MRGCTEP	250, Tape/reel

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(3) For thermal pad size on the package, see the mechanical drawings at the end of this data sheet. $\theta_{JA} = 23.17 \text{ °C/W}$ (0 LFM air flow), $\theta_{JC} = 22.1 \text{ °C/W}$ when used with 2 oz. copper trace and pad soldered directly to a JEDEC standard four layer 3 in. x 3 in. PCB.



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

		VALUE	UNIT
AVDD	Supply voltage range	-0.3 to 3.9	V
LVDD	Supply voltage range	-0.3 to 3.9	V
	Voltage between AGND and DGND	-0.3 to 0.3	V
	Voltage between AVDD to LVDD	-0.3 to 3.3	V
	Voltage applied to external pin, VCM	-0.3 to 2.0	V
	Voltage applied to analog input pins	-0.3 V to minimum (3.6, AVDD + 0.3 V)	V
TJ	Operating junction temperature range	-55 to 125	°C
T _{stg}	Storage temperature range	-65 to 150	°C
	Lead temperature 1,6 mm (1/16") from the case for 10 seconds	220	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
SUPPL	IES					
AVDD	Analog supply voltage		3.0	3.3	3.6	V
LVDD	LVDS Buffer supply voltage	LVDS Buffer supply voltage				V
ANALO	G INPUTS					
	Differential input voltage range			2		V _{pp}
	Input common-mode voltage			1.5±0.1		V
	Voltage applied on VCM in external reference mode		1.45	1.50	1.55	V
CLOCK	INPUT					
	Input clock sample rate, F _{srated}	ADS6445	5		125	MSPS
		Sine wave, ac coupled	0.4	1.5		
	Input clock emplitude differential ()/	LVPECL, ac coupled		± 0.8		V
	Input clock amplitude differential ($V_{CLKP} - V_{CLKM}$)	LVDS, ac coupled		± 0.35		V _{pp}
		LVCMOS, ac coupled		3.3		l
	Input Clock duty cycle		35	50	65	%
DIGITA	L OUTPUTS					
<u> </u>	Maximum external load capacitance from each output pin	Without internal termination		5		~ Г
C_{LOAD}	to DGND	With internal termination		10		pF
R_{LOAD}	Differential load resistance (external) between the LVDS of	utput pairs		100		Ω
TJ	Operating junction temperature		-55		125	°C



ELECTRICAL CHARACTERISTICS

Typical values are at 25°C, min and max values are across the full junction temperature range $T_{J,MIN} = -55$ °C to $T_{J,MAX} = 125$ °C, AVDD = LVDD = 3.3 V, maximum rated sampling frequency, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode (unless otherwise noted).

	PARAMETER		DS6445 125 MSPS		UNIT
		MIN	TYP	MAX	
RESOLUTIO	N		14		Bits
ANALOG IN	PUT				
	Differential input voltage range		2.0		V _{PP}
	Differential input capacitance		7		pF
	Analog input bandwidth		500		MHz
	Analog input common mode current (per input pin of each ADC)		155		μΑ
REFERENCE	EVOLTAGES				
VREFB	Internal reference bottom voltage		1.0		V
VREFT	Internal reference top voltage		2.0		V
ΔV_{REF}	Internal reference error (VREFT–VREFB)	0.985	1	1.015	V
VCM	Common mode output voltage		1.5		V
	VCM output current capability	±4			mA
DC ACCURA	ICY				
	No missing codes	A	ssured		
E _O	Offset error, across devices and across channels within a device	-15	±2	15	mV
	Offset error temperature coefficient, across devices and across channels within a device		0.05		mV/°C
	There are two sources of gain error - internal reference inaccu	racy and channe	l gain error		
E _{GREF}	Gain error due to internal reference inaccuracy alone, (ΔV_{REF} /2.0) %	-0.75	0.1	0.75	% FS
	Reference gain error temperature coefficient		0.0125		Δ%/°C
E _{GCHAN}	Gain error of channel alone, across devices and across channels within a device		±0.3		% FS
	Channel gain error temperature coefficient, across devices and across channels within a device		0.005		∆%/°C
DNL	Differential nonlinearity, Fin = 50 MHz	-0.99	±0.6	2.0	LSB
INL	Integral nonlinearity, Fin = 50 MHz	-5	±3	5	LSB
PSRR	DC power supply rejection ratio		0.5		mV/V
POWER SUF	PPLY				
I _{CC}	Total supply current		502		mA
I _{AVDD}	Analog supply current		410		mA
I _{LVDD}	LVDS supply current		92		mA
	Total power		1.65	1.8	W
	Power down (with input clock stopped)		77	150	mW



www.ti.com

SLAS573-FEBRUARY 2008

ELECTRICAL CHARACTERISTICS

Typical values are at 25°C, min and max values are across the full junction temperature range $T_{J,MIN} = -55$ °C to $T_{J,MAX} = 125$ °C, AVDD = LVDD = 3.3 V, maximum rated sampling frequency, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode (unless otherwise noted).

PARAMETER	TES	ST CONDITIONS		ADS6445 125 MSPS		UNIT
			MIN	TYP	MAX	
DYNAMIC AC CHARACT	TERISTICS					
	Fin = 10 MHz			73.7		
	Fin = 50 MHz		68.5	73.1		
	Fin = 70 MHz			72.7		
SNR	Fin = 100 MHz			72.1		dBFS
Signal to noise ratio		0 dB gain		69.9		UDF 5
	Fin = 170 MHz	3.5 dB Coarse gain		69.4		
	Fin 220 Mills	0 dB gain		68.7		
	Fin = 230 MHz	3.5 dB Coarse gain		68.1		
	Fin = 10 MHz			73.4		
	Fin = 50 MHz		67.75	72.3		
	Fin = 70 MHz			71.2		
SINAD	Fin = 100 MHz			71.8		
Signal to noise and distortion ratio		0 dB gain		67.9		dBFS
	Fin = 170 MHz	3.5 dB Coarse gain		68.3		
		0 dB gain		67.8		
	Fin = 230 MHz	3.5 dB Coarse gain		67.9		
RMS Output noise	Inputs tied to common-			1.05		LSB
	Fin = 10 MHz			87		
	Fin = 50 MHz		69	81		
	Fin = 70 MHz			78		
SFDR	Fin = 100 MHz			86		
Spurious free dynamic range	E: 470 MIL	0 dB gain		76		dBc
0	Fin = 170 MHz	3.5 dB Coarse gain		79		
	Fin = 230 MHz	0 dB gain		77		
		3.5 dB Coarse gain		80		
	Fin = 10 MHz			93		
	Fin = 50 MHz		69	87		
	Fin = 70 MHz			87		
HD2	Fin = 100 MHz			89		
Second harmonic		0 dB gain		83		dBc
	Fin = 170 MHz	3.5 dB Coarse gain		85		
		0 dB gain		80		
	Fin = 230 MHz	3.5 dB Coarse gain		82		
	Fin = 10 MHz	v		87		
	Fin = 50 MHz		69	81		
	Fin = 70 MHz			78		
HD3	Fin = 100 MHz			86		
Third harmonic		0 dB gain		76		dBc
	Fin = 170 MHz	3.5 dB Coarse gain		79		
		0 dB gain		77		
	Fin = 230 MHz 0 dB gain 3.5 dB Coarse gain			80		



ADS6445-EP

ELECTRICAL CHARACTERISTICS (continued)

Typical values are at 25°C, min and max values are across the full junction temperature range $T_{J,MIN} = -55$ °C to $T_{J,MAX} = 125$ °C, AVDD = LVDD = 3.3 V, maximum rated sampling frequency, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode (unless otherwise noted).

PARAMETER	TEST CONDITIONS		ADS6445 = 125 MSPS		UNIT
		MIN	TYP	MAX	
	Fin = 10 MHz		91		
	Fin = 50 MHz		87		
Worst harmonic (other than HD2, HD3)	Fin = 100 MHz		90		dBc
	Fin = 170 MHz		88		
	Fin = 230 MHz		87		
	Fin = 10 MHz		86		
	Fin = 50 MHz	69	80		
THD Total harmonic distortion	Fin = 100 MHz		84.5		dBc
	Fin = 170 MHz		73.5		
	Fin = 230 MHz		74		
ENOB Effective number of bits	Fin = 50 MHz	10.95	11.7		Bits
IMD	F1= 46.09 MHz, F2 = 50.09 MHz		88		1050
2-Tone inter- modulation distortion	F1= 185.09 MHz, F2 = 190.09 MHz		86		dBFS
Cross-talk	Near channel Cross-talk signal frequency = 10 MHz		90		dBc
CIUSS-laik	Far channel Cross-talk signal frequency = 10 MHz	103		dbc	
Input overload recovery	Recovery to within 1% (of final value) for 6-dB overload with sine wave input	1			Clock cycles
AC PSRR Power supply rejection ratio	< 100 MHz signal, 100 mV $_{\rm PP}$ on AVDD supply	35			dBc

SLAS573-FEBRUARY 2008

DIGITAL CHARACTERISTICS

The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1 AVDD = LVDD = 3.3 V, $I_0 = 3.5$ mA, $R_{LOAD} = 100 \Omega^{(1)}$.

All LVDS specifications are characterized, but not tested at production.

DADAMETED		ASD6445			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPUTS		÷			
High-level input voltage		2.4			V
Low-level input voltage				0.8	V
High-level input current			10		μΑ
Low-level input current			10		μΑ
Input capacitance			4		pF
DIGITAL OUTPUTS		÷			
High-level output voltage			1375		mV
Low-level output voltage			1025		mV
Output differential voltage V _{OD}		250	350	450	mV
Output offset voltage V _{OS}	Common-mode voltage of OUTP and OUTM		1200		mV
Output capacitance	Output capacitance inside the device, from either output to ground		2		pF

(1) I_O refers to the LVDS buffer current setting, R_{LOAD} is the external differential load resistance between the LVDS output pair.





TIMING SPECIFICATIONS⁽¹⁾

Typical values are at 25°C, min and max values are across the full junction temperature range $T_{J,MIN} = -55$ °C to $T_{J,MAX} = 125$ °C, AVDD = LVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V_{PP} clock amplitude, C_L = 5 pF ⁽²⁾, I_O = 3.5 mA, R_L = 100 Ω ⁽³⁾, no internal termination, unless otherwise noted.

		TEST CONDITIONS		DS6445 125 MSPS		UNIT
			MIN	TYP	MAX	
tj	Aperture jitter	Uncertainty in the sampling instant		250		fs rms
INTERFA	CE: 2-wire, DDR bit clock, 14x s	erialization				
t _{su}	Data setup time ^{(4) (5)(6)}	From data cross-over to bit clock cross-over		0.55		ns
t _h	Data hold time $^{(4)}$ $^{(5)}$ $^{(6)}$	From bit clock cross-over to data cross-over		0.58		ns
t _{pd_clk}	Clock propagation delay ⁽⁶⁾	Input clock rising edge cross-over to frame clock rising edge cross-over		4.4		ns
	Bit clock cycle-cycle jitter (5)			350		ps pp
	Frame clock cycle-cycle jitter			75		ps pp
The follo	wing specifications apply for 5 M	ISPS ≤ Fs ≤ 125 MSPS and all ir	nterface options.			
t _A	Aperture delay	Delay from input clock rising edge to the actual sampling instant		2		ns
	Aperture delay variation	Channel-channel within same device		±80		ps
	ADC Latency (7)	Time for a sample to propagate to ADC outputs, see Figure 1		12		Clock cycles
		Time to valid data after coming out of global power down		100		μs
	Wake up time	Time to valid data after input clock is re-started		100		μs
		Time to valid data after coming out of channel standby		200		Clock cycles
t _{RISE}	Data rise time	From -100 mV to +100 mV		100		ps
t _{FALL}	Data fall time	From +100 mV to -100 mV		100		ps
t _{RISE}	Bit clock and frame clock rise time	From -100 mV to +100 mV	100			ps
t _{FALL}	Bit clock and frame clock fall time	From +100 mV to -100 mV		100		ps
	LVDS Bit clock duty cycle			50%		
	LVDS Frame clock duty cycle			50%		

Timing parameters are ensured by design and characterization and not tested in production. (1)

C_L is the external single-ended load capacitance between each output pin and ground. (2)

(3)

 I_0 refers to the LVDS buffer current setting; R_L is the external differential load resistance between the LVDS output pair. Timing parameters are measured at the end of a 2 inch PCB trace (100 Ω characteristic impedance) terminated by R_L and C_L . (4)

Setup and hold time specifications take into account the effect of jitter on the output data and clock. (5)

Refer to Output Timings in application section for timings at lower sampling frequencies and other interface options. (6)

(7) Note that the total latency = ADC latency + internal serializer latency. The serializer latency depends on the interface option selected as shown in Table 27.

ADS6445-EP



SLAS573-FEBRUARY 2008





Figure 1. Latency







DEVICE PROGRAMMING MODES

ADS644X offers flexibility with several programmable features that are easily configured.

The device can be configured independently using either parallel interface control or serial interface programming.

In addition, the device supports a third configuration mode, where both the parallel interface and the serial control registers are used. In this mode, the priority between the parallel and serial interfaces is determined by a priority table (refer to Table 4). If this additional level of flexibility is not required, the user can select either the serial interface programming or the parallel interface control.

USING PARALLEL INTERFACE CONTROL ONLY

To control the device using parallel interface, keep RESET tied to *high* (LVDD). Pins CFG1, CFG2, CFG3, CFG4, PDN, SEN, SCLK, and SDATA are used to directly control certain functions of the ADC. After power-up, the device is automatically configured as per the parallel pin voltage settings (refer to Table 5 to Table 8) and no reset is required. In this mode, SEN, SCLK, and SDATA function as parallel interface control pins.

Frequently used functions are controlled in this mode—output data interface and format, power down modes, coarse gain and internal/external reference. The parallel pins can be configured using a simple resistor string as illustrated in Figure 3.

Table 3 has a description of the modes controlled by the parallel pins.

PIN	CONTROL FUNCTIONS
SEN	Coarse gain and internal/external reference.
SCLK, SDATA	Sync, deskew patterns and global power down.
PDN	Dedicated pin for global power down
CFG1	1-wire/2-wire and DDR/SDR bit clock
CFG2	14x/16x serialization and SDR bit clock capture edge
CFG3	Reserved function. Tie CFG3 to Ground.
CFG4	MSB/LSB first and data format.

Table 3. Parallel Pin Definition

USING SERIAL INTERFACE PROGRAMMING ONLY

In this mode, SEN, SDATA, and SCLK function as serial interface pins and are used to access the internal registers of ADC. The registers must first be reset to their default values either by applying a pulse on RESET pin or by a *high* setting on the <RST> bit (in register). After reset, the RESET pin must be kept **low**.

The serial interface section describes the register programming and register reset in more detail.

Because the parallel pins (CFG1-4 and PDN) are not used in this mode, they must be tied to ground. The register override bit <OVRD> - D10 in register 0x0D has to be set *high* to disable the control of parallel interface pins in this serial interface control ONLY mode.

USING BOTH THE SERIAL INTERFACE AND PARALLEL CONTROLS

For increased flexibility, a combination of serial interface registers and parallel pin controls (CFG1-4 and PDN) also can be used to configure the device.

The parallel interface control pins CFG1 to CFG4 and PDN are available. After power-up, the device is automatically configured as per the parallel pin voltage settings (refer to Table 5 through Table 11) and no reset is required. A simple resistor string can be used as illustrated in Figure 3.

SEN, SDATA, and SCLK function as serial interface pins and are used to access the internal registers of ADC. The registers must first be reset to their default values either by applying a pulse on RESET pin or by a *high* setting on the <RST> bit (in register). After reset, the RESET pin must be kept **low**.

The Serial Interface section describes the register programming and register reset in more detail.

Since some functions are controlled using both the parallel pins and serial registers, the priority between the two is determined by a priority table (refer to Table 4).



SLAS573-FEBRUARY 2008

Table 4. Priority Between Parallel Pins and Serial Registers

PIN	FUNCTIONS SUPPORTED	PRIORITY
CFG1 to CFG4	As described in Table 8 through Table 11	Register bits can control the modes only if the register bit <ovrd></ovrd> is high . If <ovrd></ovrd> bit is low , then the control voltage on these parallel pins determines the function.
PDN Global power down Register bit <pdn global=""> controls global power down.</pdn>		Register bit <pdn global=""></pdn> controls global power down only if PDN pin is low . If PDN is high , device is in global power down.
SEN	Serial interface enable	Coarse gain is controlled by register bit <coarse gain=""></coarse> <i>only</i> if the <ovrd></ovrd> bit is <i>high</i> . Else, device has 0 dB coarse gain.
		Internal/external reference setting is determined by register bit <ref>.</ref>
	Serial interface clock and	Register bits <patterns></patterns> control the sync and deskew output patterns.
SCLK, SDATA	serial interface data pins	Power down is determined by bit <pdn global=""></pdn>




Figure 3. Simple Scheme to Configure Parallel Pins



DESCRIPTION OF PARALLEL PINS

Table 5. SCLK, SDATA Control Pins

SCLK	SDATA	DESCRIPTION
LOW	LOW	NORMAL conversion.
LOW	HIGH	SYNC – ADC outputs sync pattern on all channels. This pattern can be used by the receiver to align the deserialized data to the frame boundary. See Capture Test Patterns for details.
HIGH	LOW	POWER DOWN – Global power down, all channels of the ADC are powered down, including internal references, PLL and output buffers.
HIGH	HIGH	DESKEW – ADC outputs deskew pattern on all channels. This pattern can be used by the receiver to ensure deserializer uses the right clock edge. See Capture Test Patterns for details.

Table 6. SEN Control Pin

SEN	DESCRIPTION
0	External reference and 0 dB coarse gain (full-scale = 2 V _{PP})
(3/8)LVDD	External reference and 3.5 dB coarse gain (full-scale = $1.34 V_{PP}$)
(5/8)LVDD	Internal reference and 3.5 dB coarse gain (full-scale = $1.34 V_{PP}$)
LVDD	Internal reference and 0 dB coarse gain (full-scale = $2 V_{PP}$)

Independent of the programming mode used, after power-up the parallel pins PDN, CFG1 to CFG4 automatically configure the device as per the voltage applied (refer to Table 7 to Table 11).

Table 7. PDN Control Pin

PDN	DESCRIPTION
0	Normal operation
AVDD	Power down global

Table 8. CFG1 Control Pin

CFG1	DESCRIPTION
0	DDR Bit clock and 1-wire interface
(3/8)LVDD	Not used
(5/8)LVDD	SDR Bit clock and 2-wire interface
LVDD	DDR Bit clock and 2-wire interface

Table 9. CFG2 Control Pin

CFG2	DESCRIPTION
0	14x Serialization and capture at falling edge of bit clock (only in 2-wire SDR bit clock mode)
(3/8)LVDD	16x Serialization and capture at falling edge of bit clock (only in 2-wire SDR bit clock mode)
(5/8)LVDD	16x Serialization and capture at rising edge of bit clock (only in 2-wire SDR bit clock mode)
LVDD	14x Serialization and capture at rising edge of bit clock (only in 2-wire SDR bit clock mode)

Table 10. CFG3 Control Pin

	CFG3	RESERVED - TIE TO GROUND
--	------	--------------------------

Table 11. CFG4 Control Pin

CFG4	DESCRIPTION
0	MSB First and 2s complement
(3/8)LVDD	MSB First and offset binary
(5/8)LVDD	LSB First and offset binary
LVDD	LSB First and 2s complement

SLAS573-FEBRUARY 2008

TEXAS INSTRUMENTS

www.ti.com

SERIAL INTERFACE

The ADC has a serial interface formed by pins SEN (serial interface enable), SCLK (serial interface clock), SDATA (serial interface data) and RESET. Serial shift of bits into the device is enabled when SEN is low. Serial data SDATA is latched at every falling edge of SCLK when SEN is active (low). The serial data is loaded into the register at every 16th SCLK falling edge when SEN is low. In case the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data can be loaded in multiple of 16 bit words within a single active SEN pulse. The interface can work with SCLK frequency from 20 MHz down to very low speeds (few hertz) and even with non-50% duty cycle SCLK.

The first 5 bits of the 16 bit word are the address of the register while the next 11 bits are the register data.

Register Reset

After power-up, the internal registers *must* be reset to their default values. This can be done in one of two ways:

- 1. Either by applying a high-going pulse on RESET (of width greater than 10 ns) **OR**
- 2. By applying software reset. Using the serial interface, set the **<RST>** bit in register 0x00 to *high* this resets the registers to their default values and then self-resets the **<RST>** bit to LOW.

When RESET pin is not used, it must be tied to LOW.




Figure 4. Serial Interface Timing



SERIAL INTERFACE TIMING CHARACTERISTICS

Typical values at 25°C, min and max values across the full junction temperature range $T_{J,MIN} = -55$ °C to $T_{J,MAX} = 125$ °C, AVDD = LVDD = 3.3 V, unless otherwise noted.

	PARAMETER	MIN	TYP	MAX	UNIT
f _{SCLK}	SCLK Frequency, f _{SCLK} = 1/t _{SCLK}	> DC		20	MHz
t _{SLOADS}	SEN to SCLK Setup time		25		ns
t _{SLOADH}	SCLK to SEN Hold time		25		ns
t _{DSU}	SDATA Setup time		25		ns
t _{DH}	SDATA Hold time		25		ns
	Time taken for register write to take effect after 16th SCLK falling edge		100		ns

RESET TIMING

Typical values at 25°C, min and max values across the full junction temperature range $T_{J,MIN} = -55$ °C to $T_{J,MAX} = 125$ °C, AVDD = LVDD = 3.3 V, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
t ₁	Power-on delay time	Delay from power-up of AVDD and LVDD to RESET pulse active		5		ms
t ₂	Reset pulse width	Pulse width of active RESET signal		10		ns
t ₃	Register write delay time	Delay from RESET disable to SEN active		25		ns
t _{PO}	Power-up delay time	Delay from power-up of AVDD and LVDD to output stable		6.5		ms




Figure 5. Reset Timing



SERIAL REGISTER MAP

REGISTER ADDRESS	REGISTER FUNCTIONS ⁽¹⁾⁽²⁾											
A4 - A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
00	<rst></rst> S/W RESET	0	0	0	0	<ref></ref> INTERNAL OR EXTERNAL	<pdn chd=""> POWER DOWN CH D</pdn>	<pdn chc=""> POWER DOWN CHC</pdn>	<pdn chb=""> POWER DOWN CH B</pdn>	<pdn cha=""> POWER DOWN CH A</pdn>	<pdn GLOBAL> GLOBAL POWER DOWN</pdn 	
04	0	0	0	0			<clkin gain=""></clkin> CK BUFFER GA		0	0		
0A	0	<pre><df> DATA FORMAT 2S COMP OR STRAIGHT BINARY</df></pre>	0	Т	<patterns> EST PATTERN</patterns>	S	0	0	0	0	0	
0B					CUSTOM P	<custom a=""> ATTERN (LOW</custom>						
0C	<fine gain=""> 0 0 FINE GAIN CONTROL (1 dB to 6 dB) 0 0 0</fine>					0	0	0	CUSTOM F	CUSTOM B> CUSTOM PATTERN (UPPER 3 BITS)		
0D	<ovrd> OVERRIDE BIT</ovrd>	0	0	BYTE-WISE OR BIT-WISE	MSB OR LSB FIRST	<coarse GAIN> COURSE GAIN ENABLE</coarse 	FALLING OR RISING BIT CLOCK CAPTURE EDGE	0	14 BIT OR 16 BIT SERIALIZE	DDR OR SDR BIT CLOCK	1-WIRE OR 2-WIRE INTERFACE	
10	<term clk=""> LVDS INTERNAL TERMINATION BIT AND WORD CLOCKS</term>						<lvds LVDS CURRE</lvds 	CURR> NT SETTINGS		<curr d<="" td=""><td></td></curr>		
11	WORD-WISI	E CONTROL	0	0	0	0	LV		<term data=""></term>	- DATA OUTPU	TS	

The unused bits in each register (shown by blank cells in above table) must be programmed as 0. Multiple functions in a register can be programmed in a single write operation. (1) (2)





DESCRIPTION OF SERIAL REGISTERS

Table 13. Serial Register A

	1			Idu	le 13. 3ei	ial Regis	ler A					
REGISTER ADDRESS						BITS						
A4 - A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
00	<rst></rst> S/W RESET	0	0	0	0	<ref> INTERNAL OR EXTERNAL</ref>	<pdn chd=""> POWER DOWN CH D</pdn>	<pdn chc=""> POWER DOWN CHC</pdn>	<pdn chb=""> POWER DOWN CH B</pdn>	<pdn cha=""> POWER DOWN CH A</pdn>	<pdn> GLOBAL POWER DOWN</pdn>	
D0 - D4		Power de	own mod	es								
D0		<pdn global=""></pdn>										
0		Normal operation										
1		Global power down, including all channels ADCs, internal references, internal PLL and output buffers										
D1		<pdn cha=""></pdn>										
0		CH A Po	wered up									
1		CH A AD	C Powere	ed down								
D2		<pdn ch<="" td=""><td>IB></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></pdn>	IB>									
0		CH B Po	wered up									
1		CH B AD	C Powere	ed down								
D3		<pdn ch<="" td=""><td>IC></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></pdn>	IC>									
0		CH C Po	wered up									
1		CH C AD	C Powere	ed down								
D4		<pdn ch<="" td=""><td>ID></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></pdn>	ID>									
0		CH D Po	wered up									
1		CH D AD	C Powere	ed down								
D5		<ref> R</ref>	eference									
0		Internal r	eference	enabled								
1		External	reference	enabled								
D10		<rst></rst>										
1		Software	reset app	lied – res	ets all int	ernal regi	sters and	self-clear	s to 0			

ADS6445-EP

SLAS573-FEBRUARY 2008

SLAS573-FEBRUARY 2008



www.ti.com

Table 14. Serial Register B

REGISTER ADDRESS						BITS					
A4 - A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
04	0	0	0	0	<clkin gain=""> 0 INPUT CLOCK BUFFER GAIN CONTROL 0</clkin>				0		

D6 - D2	<clkin gain=""> Input clock buffer gain control</clkin>
11000	Gain 0, minimum gain
00000	Gain 1, default gain after reset
01100	Gain 2
01010	Gain 3
01001	Gain 4
01000	Gain 5, maximum gain

Table 15. Serial Register C

REGISTER ADDRESS		BITS									
A4 - A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
00	0	<df> DATA DORMAT 2S COMP OR STRAIGHT BINARY</df>	0	1	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>		0	0	0	0	0

D7 - D5	<patterns> Capture test patterns</patterns>
000	Normal ADC operation
001	Output all zeros
010	Output all ones
011	Output toggle pattern
100	Unused
101	Output custom pattern (contents of CUSTOM pattern registers 0x0B and 0x0C)
110	Output DESKEW pattern (serial stream of 1010)
111	Output SYNC pattern
D9	<df> Data format selection</df>
0	2s Complement format
1	Straight binary format



www.ti.com

SLAS573-FEBRUARY 2008

				Tabl	e 16. Ser	ial Regist	ter D				
REGISTER ADDRESS						BITS					
A4 - A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0B						<custom a=""> ATTERN (LOW</custom>					

D10 - D0 <CUSTOM A> Lower 11 bits of custom pattern <D10>...<D0>

Table 17. Serial Register E

REGISTER ADDRESS						BITS					
A4 - A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0C	<fine gain=""> FINE GAIN CONTROL (1 dB to 6 dB)</fine>			0	0	0	0	0		<custom b=""> PATTERN (UPP</custom>	

D4 - D0 <CUSTOM B> Upper 3 bits of custom pattern <D13>...<D11>

D10-D8	<fine gain=""> Fine gain control</fine>
000	0 dB Gain (full-scale range = $2.00 V_{PP}$)
001	1 dB Gain (full-scale range = $1.78 V_{PP}$)
010	2 dB Gain (full-scale range = $1.59 V_{PP}$)
011	3 dB Gain (full-scale range = $1.42 V_{PP}$)
100	4 dB Gain (full-scale range = $1.26 V_{PP}$)
101	5 dB Gain (full-scale range = $1.12 V_{PP}$)
110	6 dB Gain (full-scale range = $1.00 V_{PP}$)

Table 18. Serial Register F

REGISTER ADDRESS						BITS					
A4 - A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0D	<ovrd> OVER-RIDE BITE</ovrd>	0	0	BYTE-WISE OR BIT-WISE	MSB OR LSB FIRST	<coarse GAIN> COURSE GAIN ENABLE</coarse 	FALLING OR RISING BIT CLOCK CAPTURE EDGE	0	14 BIT OR 16 BIT SERIALIZE	DDR OR SDR BIT CLOCK	1-WIRE OR 2- WIRE INTERFACE

D0	Interface selection
0	1-Wire interface
1	2-Wire interface
D1	Bit clock selection (only in 2-wire interface)
0	DDR Bit clock
1	SDR Bit clock
D2	Serialization factor selection
0	14X Serialization
0 1	14X Serialization 16X Serialization
0 1 D4	
1	16X Serialization

SLAS573-FEBRUARY 2008



www.ti.com

D5	<coarse gain="">Coarse gain control</coarse>
0	0 dB Coarse gain (full-scale range = $2.0 V_{PP}$)
1	3.5 dB Coarse gain (full-scale range = $1.34 V_{PP}$)
D6	MSB or LSB First selection
0	MSB First
1	LSB First
D7	Byte/bit wise outputs (only when 2-wire is selected)
0	Byte wise
1	Bit wise
D10	<ovrd></ovrd> Over-ride bit. All the functions in register 0x0D also can be controlled using the parallel control pins. By setting bit <ovrd> = 1, the contents of register 0x0D will over-ride the settings of the parallel pins.</ovrd>
0	Disable over-ride
1	Enable over-ride

Table 19. Serial Register G

REGISTER ADDRESS						BITS					
A4 - A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
10	LVDS	INTERNAL TEF	<term clk=""> MINATION BIT</term>		LOCKS	<lvds curr=""> <lvds double=""> LVDS CURRENT SETTINGS LVDS CURRENT DOUBLE</lvds></lvds>					
D0		CURR DOUBLE> LVDS current double for data outputs									
0		Nominal LVDS current, as set by <d5d2></d5d2>									
1		Double th	ne nomina	al value							
D1		CURR DOUBLE> LVDS current double for bit and word clock outputs									
0		Nominal LVDS current, as set by <d5d2></d5d2>									
1		Double the nominal value									
D3-D2	_	<lvds curr=""> LVDS current setting for data outputs</lvds>									
00		3.5 mA									
01		4 mA									
10		2.5 mA									
11		3 mA									
D5-D4		<lvds c<="" th=""><th>URR> L\</th><th>/DS curre</th><th>ent setting</th><th>for bit ar</th><th>d word clo</th><th>ock output</th><th>s</th><th></th><th></th></lvds>	URR> L\	/DS curre	ent setting	for bit ar	d word clo	ock output	s		
00		3.5 mA									
01		4 mA									
10		2.5 mA									
11		3 mA									
D10-D6		<term (<="" td=""><td>CLK> LV[</td><td>OS interna</td><td>al termina</td><td>tion for bi</td><td>t and word</td><td>d clock ou</td><td>tputs</td><td></td><td></td></term>	CLK> LV[OS interna	al termina	tion for bi	t and word	d clock ou	tputs		
00000		No intern	al termina	ation							
00001		166 Ω									

TEXAS INSTRUMENTS

www.ti.com

00010	200 Ω
00100	250 Ω
01000	333 Ω
10000	500 Ω
	Any combination of above bits also can be programmed, resulting in a parallel combination of the selected values. For example, 00101 is the parallel combination of $166 250 = 100 \Omega$
00101	100 Ω

Table 20. Serial Register H

REGISTER ADDRESS						BITS					
A4 - A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
11	WORD-WISI	E CONTROL	0	0	0	0	LV		<term data=""> TERMINATION</term>	- DATA OUTPL	ITS

D4-D0	<term data=""> LVDS internal termination for data outputs</term>
00000	No internal termination
00001	166 Ω
00010	200 Ω
00100	250 Ω
01000	333 Ω
10000	500 Ω
	Any combination of above bits can also be programmed, resulting in a parallel combination of the selected values. For example, 00101 is the parallel combination of 166 250 = 100 Ω
00101	100 Ω
D10-D9	Only when 2-wire interface is selected
00	Byte-wise or bit-wise output, 1x frame clock
11	Word-wise output enabled, 0.5x frame clock
01,10	Do not use

ADS6445-EP

SLAS573-FEBRUARY 2008

E.

SLAS573-FEBRUARY 2008

TEXAS INSTRUMENTS

www.ti.com

PIN CONFIGURATION (2-WIRE INTERFACE)

							RG	C PA	644x CKA VIEV	GE							
	LVDD	DB0_M	DB0_P	DB1_M	DB1_P	LGND	DCLKM	DCLKP	FCLKM	FCLKP	LGND	DC0_M	DC0_P	DC1_M	DC1_P	LVDD	
DA1_P	[] []]1 ⁶⁴	63	62	() 61	60	59	58	57	56	55	54	53	52	51	50	49 48C	DD0_M
DA1_M DA0_P	_⊃2 _⊃3															47〔] 46〔]	DD0_P DD1_M
DA0_M	 4															45	DD1_P
CAP	5															44	SCLK
RESET	6															43(]	SDATA
LVDD	I															42	SEN
AGND	8							PÆ								41	PDN
AVDD	9							17								40(]	AVDD
AGND	10															39(]	AGND
INA_M	1															38(]	IND_M
INA_P	12															37	IND_P
AGND	13															36(]	AGND
INB_M	14 14															35(]	INC_M
INB_P	15															 34€]	INC_P
AGND	ا 16 ()	18 ()	19	20 ()	21	22	23	24 ()	25 ()	26 ()	27 ()	28 ()	29 ()	30 (`)	31	33 32 ↓	
	AVDD	AGND	AVDD	NC	CFG4	VCM	AGND	CLKP	CLKM	AGND	AVDD	CFG3	CFG2	CFG1	AGND	AVDD	
																	P0056-04

PIN ASSIGNMENTS (2-WIRE INTERFACE)

P	PINS	I/O	NO. OF PINS	DESCRIPTION
NAME	NO.	1/0	NO: OF FINS	DESCRIPTION
SUPPLY	AND GROUN	ID PINS	3	
AVDD	9, 17, 19, 27, 32, 40		6	Analog power supply
AGND	8, 10, 13, 16, 18, 23, 26, 31, 33, 36, 39		11	Analog ground
LVDD	7, 49, 64		3	Digital power supply
LGND	54, 59		2	Digital ground
INPUT PI	NS			



PIN ASSIGNMENTS (2-WIRE INTERFACE) (continued)

PI	PINS I/O			DESCRIPTION					
NAME	NO.	I/O	NO. OF PINS	DESCRIPTION					
CLKP, CLKM	24, 25	I	2	Differential input clock pair					
INA_P, INA_M	12, 11	I	2	Differential input signal pair, channel A. If unused, the pins should be tied to VCM. Do not float.					
INB_P, INB_M	15, 14	I	2	Differential input signal pair, channel B. If unused, the pins should be tied to VCM. Do not float.					
INC_P, INC_M	34, 35	I	2	Differential input signal pair, channel C If unused, the pins should be tied to VCM. Do not float.					
IND_P, IND_M	37, 38	I	2	Differential input signal pair, channel D. If unused, the pins should be tied to VCM. Do not float.					
CAP	5		1	Connect 2-nF capacitor from pin to ground					
SCLK	44	I	1	This pin functions as serial interface clock input when RESET is low. When RESET is <i>high</i> , it controls DESKEW, SYNC and global POWER DOWN modes (along with SDATA). Refer to Table 5 for description. This pin has an internal pull-down resistor.					
SDATA	43	I	1	This pin functions as serial interface data input when RESET is low. When RESET is <i>high</i> , it controls DESKEW, SYNC and global POWER DOWN modes (along with SCLK). Refer to Table 5 for description. This pin has an internal pull-down resistor.					
SEN	42	I	1	This pin functions as serial interface enable input when RESET is low. When RESET is <i>high</i> , it controls coarse gain and internal/external reference modes. Refer to Table 6 for description. This pin has an internal pull-up resistor.					
				Serial interface reset input.					
RESET	6	I	When using the serial interface mode, the user MUST initialize internal registers through hardware RESET by applying a high-going pulse on this pin or by using software reset option. Refer to the Serial Interface section. In parallel interface mode, tie RESET permanently <i>high</i> . (SCLK, SDATA and SEN function as parallel control pins in this mode).						
			The pin has an internal pull-down resistor to ground.						
PDN	41	Ι	1	Global power down control pin.					
CFG1	30	I	1	Parallel input pin. It controls 1-wire or 2-wire interface and DDR or SDR bit clock selection. Refer to Table 8 for description. Tie to AVDD for 2-wire interface with DDR bit clock.					
CFG2	29	I	1	Parallel input pin. It controls 14x or 16x serialization and SDR bit clock capture edge. Refer to Table 9 for description. For 14x serialization with DDR bit clock, tie to ground or AVDD.					
CFG3	28	I	1	RESERVED pin - Tie to ground.					
CFG4	21	I	1	Parallel input pin. It controls data format and MSB or LSB first modes. Refer to Table 11 for description.					
VCM	22	I/O	1	Internal reference mode – common-mode voltage output External reference mode – reference input. The voltage forced on this pin sets the internal reference.					
OUTPUT F	PINS	1	1						
DA0_P,D A0_M	3, 4	0	2	Channel A differential LVDS data output pair, wire 0					
DA1_P,D A1_M	1, 2	0	2	Channel A differential LVDS data output pair, wire 1					



www.ti.com

SLAS573-FEBRUARY 2008

PIN ASSIGNMENTS (2-WIRE INTERFACE) (continued)

PI	NS	1/0		DESCRIPTION
NAME	NO.	I/O	NO. OF PINS	DESCRIPTION
DB0_P,D B0_M	62, 63	0	2	Channel B differential LVDS data output pair, wire 0
DB1_P,D B1_M	60, 61	0	2	Channel B differential LVDS data output pair, wire 1
DC0_P,D C0_M	52, 53	0	2	Channel C differential LVDS data output pair, wire 0
DC1_P,D C1_M	50, 51	0	2	Channel C differential LVDS data output pair, wire 1
DD0_P,D D0_M	47, 48	0	2	Channel D differential LVDS data output pair, wire 0
DD1_P,D D1_M	45, 46	0	2	Channel D differential LVDS data output pair, wire 1
DCLKP, DCLKM	57, 58	0	2	Differential bit clock output pair
FCLKP,F CLKM	55, 56	0	2	Differential frame clock output pair
NC	20		1	Do Not Connect
PAD	0		1	Connect to ground plane using multiple vias. Refer to Board Design Considerations section.



П

ADS6445-EP

SLAS573-FEBRUARY 2008

PIN CONFIGURATION (1-WIRE INTERFACE)

							RGC	ADS6 2 PA0 OP N	СКА	GE							
	LVDD	DA_M	DA_P	DB_M	DB_P	LGND	DCLKM	DCLKP	FCLKM	FCLKP	LGND	DC_M	DC_P	DD_M		LVDD	
UNUSED	_⊃1 ⁶⁴	63	62	61	60	59	58	57	56	55	54	53	52	51	50	{) 49 48⊂_	UNUSED
UNUSED	_⊃2															47 🤇 🗌	UNUSED
UNUSED	_⊃3															46〔]	UNUSED
UNUSED	_⊃4															45(]	UNUSED
CAP	5															44	SCLK
RESET	6															43〔]	SDATA
LVDD	7															42〔]	SEN
AGND								PA	П							41	PDN
AVDD	9							17	D							40〔]	AVDD
AGND	_ ⊃ 10															39(]	AGND
INA_M	_) 11															38〔]	IND_M
INA_P	_) 12															37 🤇 🗌	IND_P
AGND	_ ⊃ 13 ¦															36〔]	AGND
INB_M	_ ⊃ 14															35〔]	INC_M
INB_P	_) 15															34 🤇 🗌	INC_P
AGND		18 ()	19	20 ()	21 ()	22	23	24 ()	25 (`)	26 ()	27 ()	28 ()	29 (`)	30 (`)	31	33⊂	AGND
	AVDD	AGND	AVDD	NC	CFG4	VCM	AGND	CLKP	CLKM	AGND	AVDD	CFG3	CFG2	CFG1	AGND	AVDD	-
																	P0056-05

PIN ASSIGNMENTS (1-WIRE INTERFACE)

PIN	PINS		NO. OF	DESCRIPTION						
NAME	NO.	I/O	PINS	DESCRIPTION						
SUPPLY AND GR	OUND PINS									
AVDD	9, 17, 19, 27, 32, 40		6	Analog power supply						
AGND	8, 10, 13, 16, 18, 23, 26, 31, 33, 36, 39		11	Analog ground						
LVDD	7, 49, 64		3	Digital power supply						
LGND	54, 59		2	Digital ground						
INPUT PINS										
CLKP, CLKM	24, 25	Ι	2	Differential input clock pair						

SLAS573-FEBRUARY 2008



www.ti.com

PIN ASSIGNMENTS (1-WIRE INTERFACE) (continued)

PINS		I/O	NO. OF	DESCRIPTION						
NAME	NO.	1/0	PINS	DESCRIPTION						
INA_P, INA_M	12, 11	I	2	Differential input signal pair, channel A. If unused, the pins should be tied to VCM. Do not float.						
INB_P, INB_M	15, 14	I	2	Differential input signal pair, channel B. If unused, the pins should be tied to VCM. Do not float.						
INC_P, INC_M	34, 35	I	2	Differential input signal pair, channel C. If unused, the pins should be tied to VCM. Do not float.						
IND_P, IND_M	37, 38	I	2	Differential input signal pair, channel D. If unused, the pins should be tied to VCM. Do not float.						
CAP	5		1	Connect 2 nF capacitance from pin to ground						
SCLK	44	I	1	This pin functions as serial interface clock input when RESET is <i>low</i> . When RESET is <i>high</i> , it controls DESKEW, SYNC and global POWER DOWN modes (along with SDATA). Refer to Table 5 for description. This pin has an internal pull-down resistor.						
SDATA	43	I	1	This pin functions as serial interface data input when RESET is <i>low</i> . When RESET is <i>high</i> , it controls DESKEW, SYNC and global POWER DOWN modes (along with SCLK). Refer to Table 5 for description. This pin has an internal pull-down resistor.						
SEN	42	I	1	This pin functions as serial interface enable input when RESET is <i>low</i> . When RESET is <i>high</i> , it controls coarse gain and internal/external reference modes. Refer to Table 6 for description. This pin has an internal pull-up resistor.						
				Serial interface reset input.						
RESET	6	I	1	When using the serial interface mode, the user MUST initialize internal registers through hardware RESET by applying a high-going pulse on this pin or by using software reset option. Refer to the Serial Interface section. In parallel interface mode, tie RESET permanently <i>high</i> . (SCLK, SDATA and SEN function as parallel control pins in this mode).						
				The pin has an internal pull-down resistor to ground.						
PDN	41	I	1	Global power down control pin.						
CFG1	30	I	1	Parallel input pin. It controls 1-wire or 2-wire interface and DDR or SDR bit clock selection. Refer to Table 8 for description. Tie to ground for 1-wire interface with DDR bit clock.						
CFG2	29	I	1	Parallel input pin. It controls 14x or 16x serialization and SDR bit clock capture edge. Refer to Table 9 for description. For 14x serialization with DDR bit clock, tie to ground or AVDD.						
CFG3	28	Ι	1	RESERVED pin - Tie to ground.						
CFG4	21	I	1	Parallel input pin. It controls data format and MSB or LSB first modes. Refer to Table 11 for description.						
VCM	22	I/O	1	Internal reference mode – common-mode voltage output External reference mode – reference input. The voltage forced on this pin sets the internal reference.						
OUTPUT PINS										
DA_P,DA_M	62, 63	0	2	Channel A differential LVDS data output pair						
DB_P,DB_M	60, 61	0	2	Channel B differential LVDS data output pair						
DC_P,DC_M	52, 53	0	2	Channel C differential LVDS data output pair						
DD_P,DD_M	50, 51	0	2	Channel D differential LVDS data output pair						
DCLKP,DCLKM	57, 58	0	2	Differential bit clock output pair						
FCLKP,FCLKM	55, 56	0	2	Differential frame clock output pair						
UNUSED	1-4, 45-48		8	These pins are unused in the 1-wire interface. Do not connect						
NC	20		1	Do not connect						
PAD	0		1	Connect to ground plane using multiple vias. Refer to Board Design Considerations in the application section.						



TYPICAL CHARACTERISTICS

All plots are at 25°C, AVDD = LVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain (unless otherwise noted)





Figure 11.



SLAS573-FEBRUARY 2008




ADS6445 (F_{srated} = 125 MSPS) (continued)



SLAS573-FEBRUARY 2008

www.ti.com




ADS6445 (F_{srated} = 125 MSPS) (continued)


SLAS573-FEBRUARY 2008




www.ti.com


ADS6444 (F_{srated} = 105 MSPS)





INTERMODULATION DISTORTION (IMD) vs FREQUENCY








ADS6445-EP

SLAS573-FEBRUARY 2008




ADS6444 (F_{srated} = 105 MSPS) (continued)



www.ti.com


SLAS573-FEBRUARY 2008






www.ti.com

SLAS573-FEBRUARY 2008





SLAS573-FEBRUARY 2008




ADS6443 (F_{srated} = 80 MSPS) (continued)



SLAS573-FEBRUARY 2008

www.ti.com





ADS6443 (F_{srated} = 80 MSPS) (continued)


SLAS573-FEBRUARY 2008




www.ti.com









ADS6442 (F_{srated} = 65 MSPS)



INTERMODULATION DISTORTION (IMD) vs FREQUENCY








ADS6445-EP

SLAS573-FEBRUARY 2008




ADS6442 (F_{srated} = 65 MSPS) (continued)

37



www.ti.com

SLAS573-FEBRUARY 2008




ADS6442 (F_{srated} = 65 MSPS) (continued)





M0049-13



Contour Plots across Input and Sampling Frequencies

SFDR - dBc

Figure 78. SFDR Contour (no gain)





Figure 79. SFDR Contour (3.5 dB coarse gain)



M0048-13

www.ti.com



Contour Plots across Input and Sampling Frequencies (continued)

Figure 80. SNR Contour (no gain)




Figure 81. SNR Contour (3.5 dB coarse gain)



APPLICATION INFORMATION

THEORY OF OPERATION

The ADS6445/ADS6444/ADS6443/ADS6442 (ADS644X) is a family of quad channel, 14 bit pipeline ADC based on switched capacitor architecture in CMOS technology.

The conversion is initiated simultaneously by all the four channels at the rising edge of the external input clock. After the input signals are captured by the sample and hold circuit of each channel, the samples are sequentially converted by a series of low resolution stages. The stage outputs are combined in a digital correction logic block to form the final 14 bit word with a latency of 12 clock cycles. The 14 bit word of each channel is serialized and output as LVDS levels. In addition to the data streams, a bit clock and frame clock also are output. The frame clock is aligned with the 14 bit word boundary.

ANALOG INPUT

The analog input consists of a switched-capacitor based differential sample and hold architecture, shown in Figure 82. This differential topology results in very good AC performance even for high input frequencies. The INP and INM pins have to be externally biased around a common-mode voltage of 1.5 V, available on VCM pin 13. For a full-scale differential input, each input pin INP, INM has to swing symmetrically between VCM + 0.5 V and VCM – 0.5 V, resulting in a 2 V_{PP} differential input swing. The maximum swing is determined by the internal reference voltages REFP (2.0 V nominal) and REFM (1.0 V, nominal). The sampling circuit has a 3 dB bandwidth that extends up to 500 MHz (see Figure 83, shown by the transfer function from the analog input pins to the voltage across the sampling capacitors, TF_ADC).




Figure 82. Input Sampling Circuit

41

TEXAS INSTRUMENTS

www.ti.com

SLAS573-FEBRUARY 2008




Figure 83. Analog Input Bandwidth (represented by magnitude of TF_ADC, see Figure 85)

Drive Circuit Requirements

For optimum performance, the analog inputs must be driven differentially. This improves the common-mode noise immunity and even order harmonic rejection.

A 5 Ω resistor in series with each input pin is recommended to damp out ringing caused by the package parasitics. It is also necessary to present low impedance (< 50 Ω) for the common mode switching currents. For example, this is achieved by using two resistors from each input terminated to the common mode voltage (VCM).

In addition to the above, the drive circuit may have to be designed to provide a low insertion loss over the desired frequency range and matched impedance to the source. While doing this, the ADC input impedance has to be taken into account. Figure 84 shows that the impedance (Zin, looking into the ADC input pins) decreases at high input frequencies. The Smith chart shows that the input impedance is capacitive and can be approximated by a series R-C up to 500 MHz.




www.ti.com

SLAS573-FEBRUARY 2008

F1

Freq = 50 MHz



M0087-01

43

Figure 84. ADC Input Impedance, Zin

Using RF-Transformers Based Drive Circuits

Figure 85 shows a configuration using a single 1:1 turns ratio transformer (for example, Coilcraft WBC1-1) that can be used for low input frequencies up to 100 MHz.

The single-ended signal is fed to the primary winding of the RF transformer. The transformer is terminated on the secondary side. Putting the termination on the secondary side helps to shield the kickbacks caused by the sampling circuit from the RF transformer's leakage inductances. The termination is accomplished by two resistors connected in series, with the center point connected to the 1.5 V common mode (VCM pin). The value of the termination resistors (connected to common mode) has to be low (< 100 Ω) to provide a low-impedance path for the ADC common-mode switching current.



www.ti.com




Figure 85. Single Transformer Drive Circuit

At high input frequencies, the mismatch in the transformer parasitic capacitance (between the windings) results in degraded even-order harmonic performance. Connecting two identical RF transformers back-to-back helps minimize this mismatch, and good performance is obtained for high frequency input signals. Figure 86 shows an example using two transformers (like Coilcraft WBC1-1). An additional termination resistor pair (enclosed within the shaded box in Figure 86) may be required between the two transformers to improve the balance between the P and M sides. The center point of this termination must be connected to ground.




Figure 86. Two Transformer Drive Circuit



Using Differential Amplifier Drive Circuits

Figure 87 shows a drive circuit using a differential amplifier (TI's THS4509) to convert a single-ended input to differential output that can be interfaced to the ADC input pins. In addition to the single-ended to differential conversion, the amplifier also provides gain (10 dB in Figure 87). As shown in the figure, R_{FIL} helps to isolate the amplifier output from the switching inputs of the ADC. Together with C_{FIL} , it also forms a low-pass filter that bandlimits the noise (and signal) at the ADC input. As the amplifier outputs are ac-coupled, the common-mode voltage of the ADC input spins is set using two resistors connected to VCM.

The amplifier outputs also can be dc-coupled. Using the output common-mode control of the THS4509, the ADC input pins can be biased to 1.5 V. In this case, use +4 V and -1 V supplies for the THS4509 to ensure that it's output common-mode voltage (1.5 V) is at mid-supply.




Figure 87. Drive Circuit Using THS4509

Refer to the EVM User Guide (SLAU196) for more information.

INPUT COMMON MODE

To ensure a low-noise common-mode reference, the VCM pin is filtered with a 0.1 μ F low-inductance capacitor connected to ground. The VCM pin is designed to directly drive the ADC inputs. The input stage of the ADC sinks a common-mode current in the order of 155 μ A at 125 MSPS (per input pin). Equation 1 describes the dependency of the common-mode current and the sampling frequency.

155 μAxFs 125 MSPS

(1)


This equation helps to design the output capability and impedance of the CM driving circuit accordingly.

REFERENCE

The ADS644X has built-in internal references REFP and REFM, requiring no external components. Design schemes are used to linearize the converter load seen by the references; this and the on-chip integration of the requisite reference capacitors eliminates the need for external decoupling. The full-scale input range of the converter can be controlled in the external reference mode as explained below. The internal or external reference modes can be selected by programming the register bit **<REF>** (refer to Table 13).



SLAS573-FEBRUARY 2008






Figure 88. Reference Section

Internal Reference

When the device is in internal reference mode, the REFP and REFM voltages are generated internally. Common-mode voltage (1.5 V nominal) is output on VCM pin, which can be used to externally bias the analog input pins.

External Reference

When the device is in external reference mode, the VCM acts as a reference input pin. The voltage forced on the VCM pin is buffered and gained by 1.33 internally, generating the REFP and REFM voltages. The differential input voltage corresponding to full-scale is given by Equation 2. Full-scale differential input pp = (Voltage forced on VCM) \times 1.33 (2)

In this mode, the range of voltage applied on VCM should be 1.45 V to 1.55 V. The 1.5-V common-mode voltage to bias the input pins has to be generated externally.

COARSE GAIN AND PROGRAMMABLE FINE GAIN

ADS644X includes gain settings that can be used to get improved SFDR performance (compared to 0 dB gain mode). The gain settings are 3.5 dB coarse gain and programmable fine gain from 0 dB to 6 dB. For each gain setting, the analog input full-scale range scales proportionally, as listed in Table 21.

The coarse gain is a fixed setting of 3.5 dB and is designed to improve SFDR with little degradation in SNR (as seen in Figure 10 and Figure 11). The fine gain is programmable in 1 dB steps from 0 to 6 dB. With fine gain also, SFDR improvement is achieved, but at the expense of SNR (there is about 1 dB SNR degradation for every 1 dB of fine gain).



So, the fine gain can be used to trade-off between SFDR and SNR. The coarse gain makes it possible to get best SFDR but without losing SNR significantly. At high input frequencies, the gains are especially useful as the SFDR improvement is significant with marginal degradation in SINAD.

The gains can be programmed using the register bits **<COARSE GAIN>** (refer to Table 18) and **<FINE GAIN>** (refer to Table 17). Note that the default gain after reset is 0 dB.

GAIN, dB	TYPE	FULL-SCALE, VPP
0	Default (after reset)	2
3.5	Coarse setting (fixed)	1.34
1		1.78
2	-	1.59
3	Fine cetting (programmable)	1.42
4	Fine setting (programmable)	1.26
5		1.12
6		1.00

Table 21	. Full-Scale	Range	Across	Gains
----------	--------------	-------	--------	-------

CLOCK INPUT

The ADS644X clock inputs can be driven differentially (SINE, LVPECL or LVDS) or single-ended (LVCMOS), with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to VCM using internal 5 k Ω resistors as shown in Figure 89. This allows using transformer-coupled drive circuits for sine wave clock or ac-coupling for LVPECL, LVDS clock sources (see Figure 90 and Figure 92).




Figure 89. Internal Clock Buffer

47



www.ti.com

SLAS573-FEBRUARY 2008




Figure 90. Differential Clock Driving Circuit

Figure 91 shows a typical scheme using PECL clock drive from a CDCM7005 clock driver. SNR performance with this scheme is comparable with that of a low jitter sine wave clock source.




Figure 91. PECL Clock Drive Using CDCM7005

Single-ended CMOS clock can be ac coupled to the CLKP input, with CLKM (pin) connected to ground with a 0.1- μ F capacitor, as shown in Figure 92.




Figure 92. Single-Ended Clock Driving Circuit



For best performance, the clock inputs have to be driven differentially, reducing susceptibility to common-mode noise. For high input frequency sampling, it is recommended to use a clock source with very low jitter. Bandpass filtering of the clock source can help reduce the effect of jitter. There is no change in performance with a non-50% duty cycle clock input.

CLOCK BUFFER GAIN

When using a sinusoidal clock input, the noise contributed by clock jitter improves as the clock amplitude is increased. Hence, it is recommended to use large clock amplitude. As shown by Figure 18, use clock amplitude greater than 1 V_{PP} to avoid performance degradation.

In addition, the clock buffer has programmable gain to amplify the input clock to support very low clock amplitude. The gain can be set by programming the register bits **<CLKIN GAIN>** (refer to Table 14) and increases monotonically from Gain 0 to Gain 4 settings. Table 22 lists the minimum clock amplitude supported for each gain setting.

CLOCK BUFFER GAIN	MINIMUM CLOCK AMPLITUDE SUPPORTED mV _{PP} differential				
Gain 0 (minimum gain)	800				
Gain 1 (default gain)	400				
Gain 2	300				
Gain 3	200				
Gain 4 (highest gain)	150				

Table 22. Minimum Clock Amplitude across gains

POWER DOWN MODES

The ADS644X has three power-down modes – global power down, channel standby and input clock stop.

Global Power Down

This is a global power-down mode in which almost the entire chip is powered down, including the four ADCs, internal references, PLL and LVDS buffers. As a result, the total power dissipation falls to about 77 mW typical (with input clock running). This mode can be initiated by setting the register bit **<PDN GLOBAL>** (refer to Table 13). The output data and clock buffers are in high-impedance state.

The wake-up time from this mode to data becoming valid in normal mode is 100 µs.

Channel Standby

In this mode, only the ADC of each channel is powered down and this helps to get very fast wake-up times. Each of the four ADCs can be powered down independently using the register bits **<PDN CH>** (refer to Table 13). The output LVDS buffers remain powered up.

The wake-up time from this mode to data becoming valid in normal mode is 200 clock cycles.

Input Clock Stop

The converter enters this mode:

- If the input clock frequency falls below 1 MSPS or
- If the input clock amplitude is less than 400 mV_{PP}, differential with default clock buffer gain setting) at any sampling frequency.

All ADCs and LVDS buffers are powered down and the power dissipation is about 235 mW. The wake-up time from this mode to data becoming valid in normal mode is $100 \ \mu s$.

		de Summary		
POWER-DOWN MODE	AVDD POWER (mW)	LVDD POWER (mW)	WAKE-UP TIME	
In power-up	1360	297	-	

Table 23. Power-Down Mode Summary



SLAS573-FEBRUARY 2008

POWER-DOWN MODE	AVDD POWER (mW)	LVDD POWER (mW)	WAKE-UP TIME
Global power down	65	12	100 μs
1 Channel in standby	1115 ⁽¹⁾	297 ⁽¹⁾	200 Clocks
2 Channels in standby	825 ⁽¹⁾	297 ⁽¹⁾	200 Clocks
3 Channels in standby	532 ⁽¹⁾	297 ⁽¹⁾	200 Clocks
4 Channels in standby	245 ⁽¹⁾	297 ⁽¹⁾	200 Clocks
Input clock stop	200	35	100 μs

(1) Sampling frequency = 125 MSPS.

POWER SUPPLY SEQUENCING

During power-up, the AVDD and LVDD supplies can come up in any sequence. The two supplies are separated inside the device. Externally, they can be driven from separate supplies or from a single supply.



DIGITAL OUTPUT INTERFACE

The ADS644X offers several flexible output options making it easy to interface to an ASIC or an FPGA. Each of these options can be easily programmed using either parallel pins or the serial interface.

The output interface options are:

- 1-Wire, 1× frame clock, 14× and 16× serialization with DDR bit clock
- 2-Wire, 1× frame clock, 16× serialization, with DDR and SDR bit clock, byte wise/bit wise/word wise
- 2-Wire, 1× frame clock, 14× serialization, with SDR bit clock, byte wise/bit wise/word wise
- 2-Wire, (0.5 x) frame clock, 14x serialization, with DDR bit clock, byte wise/bit wise/word wise

The maximum sampling frequency, bit clock frequency and output data rate will vary depending on the interface options selected (refer to Table 12).

Table 24. Maximum Recommended Sampling Frequency for Different Output Interface Options

		OPTIONS	MAXIMUM RECOMMENDED SAMPLING FREQUENCY, MSPS	BIT CLOCK FREQUENCY, MHZ	FRAME CLOCK FREQUENCY, MHZ	SERIAL DATA RATE, Mbps
1-Wire	DDR Bit	14× Serialization	65	455	65	910
1-00116	clock	16× Serialization	65	520	65	1040
2 Mire	DDR Bit 14× Seria		125	437.5	62.5	875
2-Wire clock		16× Serialization	125	500	125	1000
2-Wire SDR Bit		14x Serialization	65	455	65	910
2-wire	clock	16× Serialization	65	520	65	1040

Each interface option is described in detail in the following sections.

1-WIRE INTERFACE - 14× AND 16× SERIALIZATION WITH DDR BIT CLOCK


Here the device outputs the data of each ADC serially on a single LVDS pair (1 wire). The data is available at the rising and falling edges of the bit clock (DDR bit clock). The ADC outputs a new word at the rising edge of every frame clock, starting with the MSB. Optionally, it can also be programmed to output the LSB first. The data rate is 14 x sample frequency (14x serialization) and 16 x sample frequency (16x serialization).

51



www.ti.com

SLAS573-FEBRUARY 2008





2-WIRE INTERFACE - 16× SERIALIZATION WITH DDR/SDR BIT CLOCK

The 2-wire interface is recommended for sampling frequencies above 65 MSPS. In 16x serialization, two zero bits are padded to the 14 bit ADC data on the MSB side and the combined 16 bit data is serialized and output over two LVDS pairs. The data rate is 8 × Sample frequency since 8 bits are sent on each wire every clock cycle. The data is available along with DDR bit clock or optionally with SDR bit clock. Each ADC sample is sent over the 2 wires as byte-wise or bit-wise or word-wise.

Using the 16x serialization makes it possible to upgrade to a 16-bit ADC in the future seamlessly, without requiring any modification to the receiver capture logic design.



ADS6445-EP

SLAS573-FEBRUARY 2008




Figure 94. 2-Wire Interface 16× Serialization



SLAS573-FEBRUARY 2008

2-WIRE INTERFACE - 14× SERIALIZATION

The 14 bit ADC data is serialized and output over two LVDS pairs. A frame clock at 1× sample frequency is also available with an SDR bit clock. With DDR bit clock option, the frame clock frequency is 0.5× sample frequency.

The output data rate will be $7 \times$ sample frequency as 7 data bits are output every clock cycle on each wire. Each ADC sample is sent over the 2 wires as byte-wise or bit-wise or word-wise.



ADS6445-EP

SLAS573-FEBRUARY 2008




Figure 95. 2-Wire Interface 14× Serialization - SDR Bit Clock



www.ti.com

SLAS573-FEBRUARY 2008




Figure 96. 2-Wire interface 14× Serialization - DDR Bit Clock



OUTPUT BIT ORDER

In the 2-wire interface, three types of bit order are supported - byte-wise, bit-wise and word-wise.

Byte-wise: Each 14 bit sample is split across the 2 wires. Wires DA0, DB0, DC0, and DD0 carry the 7 LSB bits D6 - D0 and wires DA1, DB1, DC1, and DD1 carry the 7 MSB bits.

Bit-wise: Each 14 bit sample is split across the 2 wires. Wires DA0, DB0, DC0 and DD0 carry the 7 even bits (D0, D2, D4...) and wires DA1, DB1, DC1 and DD1 carry the 7 odd bits (D1, D3, D5...).

Word-wise: In this case, all 14 bits of a sample are sent over a single wire. Successive samples are sent over the 2 wires. For example sample N is sent on wires DA0, DB0, DC0 and DD0, while sample N+1 is sent over wires DA1, DB1, DC1 and DD1. The frame clock frequency is 0.5x sampling frequency, with the rising edge aligned with the start of each word.

MSB/LSB FIRST

By default after reset, the 14 bit ADC data is output serially with the MSB first (D13, D12, D11,...D1, D0). The data can be output LSB first also by programming the register bit **<MSB_LSB_First>**. In the 2-wire mode, the bit order in each wire is flipped in the LSB first mode.

OUTPUT DATA FORMATS

Two output data formats are supported – 2s complement (default after reset) and offset binary. They can be selected using the serial interface register bit **<DF>**. In the event of an input voltage overdrive, the digital outputs go to the appropriate full-scale level. For a positive overdrive, the output code is 0x3FFF in offset binary output format, and 0x1FFF in 2s complement output format. For a negative input overdrive, the output code is 0x3000 in offset binary output format and 0x2000 in 2s complement output format.

LVDS CURRENT CONTROL

The default LVDS buffer current is 3.5 mA. With an external 100 Ω termination resistance, this develops ±350 mV logic levels at the receiver. The LVDS buffer currents also can be programmed to 2.5 mA, 3.0 mA, and 4.5 mA using the register bits **<LVDS CURR>**. In addition, there exists a current double mode, where the LVDS nominal current is doubled (register bits **<CURR DOUBLE>**, refer to Table 19).

LVDS INTERNAL TERMINATION

An internal termination option is available (using the serial interface), by which the LVDS buffers are differentially terminated inside the device. Five termination resistances are available – 166, 200, 250, 333, and 500 Ω (nominal with ±20% variation). Any combination of these terminations can be programmed; the effective termination is the parallel combination of the selected resistances. The terminations can be programmed separately for the clock and data buffers (bits **<TERM CLK>** and **<TERM DATA>**, refer to Table 20).

The internal termination helps to absorb any reflections from the receiver end, improving the signal integrity. This makes it possible to drive up to 10 pF of load capacitance, compared to only 5 pF without the internal termination. Figure 97 and Figure 98 show the eye diagram with 5 pF and 10 pF load capacitors (connected from each output pin to ground).

With 100 Ω internal and 100 Ω external termination, the voltage swing at the receiver end will be halved (compared to no internal termination). The voltage swing can be restored by using the LVDS current double mode (bits **<CURR DOUBLE>**, refer to Table 19).



SLAS573-FEBRUARY 2008






Figure 97. LVDS Data Eye Diagram With 5 pF Load Capacitance (No Internal Termination)




Figure 98. LVDS Data Eye Diagram With 10 pF Load Capacitance (100 Ω Internal Termination)



CAPTURE TEST PATTERNS

ADS644X outputs the bit clock (DCLK), positioned nearly at the center of the data transitions. It is recommended to route the bit clock, frame clock and output data lines with minimum relative skew on the PCB. This ensures sufficient setup/hold times for a reliable capture by the receiver.

The DESKEW is a 1010... or 0101... pattern output on the serial data lines that can be used to verify if the receiver capture clock edge is positioned correctly. This may be useful in case there is some skew between DCLK and serial data inside the receiver. Once deserialized, it is required to ensure that the parallel data is aligned to the frame boundary. The SYNC test pattern can be used for this. For example, in the 1-wire interface, the SYNC pattern is 7 '1's followed by 7 '0's (from MSB to LSB). This information can be used by the receiver logic to shift the deserialized data until it matches the SYNC pattern.

In addition to DESKEW and SYNC, the ADS644X includes other test patterns to verify correctness of the capture by the receiver such as all zeros, all ones and toggle. These patterns are output on all four channel data lines simultaneously. Some patterns like custom and sync are affected by the type of interface selected, serialization and bit order.

PATTERN	DESCRIPTION
All zeros	Outputs logic low.
All ones	Outputs logic high.
Toggle	Outputs toggle pattern - <d13 d0="" –=""> alternates between 10101010101010 and 01010101010101 every clock cycle.</d13>
Custom	Outputs a 14 bit custom pattern. The 14 bit custom pattern can be specified into two serial interface registers. In the 2-wire interface, each code is sent over the 2 wires depending on the serialization and bit order.
Sync	Outputs a sync pattern.
Deskew	Outputs deskew pattern. Either <d13 d0="" –=""> = 10101010101010 or <d11 d0="" –=""> = 0101010101010101 every clock cycle.</d11></d13>

Table 25. Test Patterns

Table 26. SYNC Pattern

INTERFACE OPTION	SERIALIZATION	SYNC PATTERN ON EACH WIRE
1 \\//iro	14 X	MSB-1111110000000-LSB
1-Wire	16 X	MSB-1111111100000000-LSB
2-Wire	14 X	MSB-1111000-LSB
2-wile	16 X	MSB-11110000-LSB

59

SLAS573-FEBRUARY 2008



OUTPUT TIMINGS AT LOWER SAMPLING FREQUENCIES

Setup, hold, and other timing parameters are specified across sampling frequencies and for each type of output interface in the following tables.

Table 28 to Table 31: Typical values are at 25°C, min and max values are across the full temperature range $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, AVDD = LVDD = 3.3 V, $C_L = 5$ pF, $I_O = 3.5$ mA, $R_L = 100 \Omega$, no internal termination, unless otherwise noted.

Timing parameters are ensured by design and characterization and not tested in production.

Ts = 1/Sampling frequency = 1/Fs

INTERFACE	SERIALIZATION	CLOCK PROPAGATION DELAY, t_{pd_clk}	SERIALIZER LATENCY ⁽¹⁾ clock cycles
1-Wire with DDR bit clock	14x	$t_{pd_clk} = 0.428 \text{ x } T_s + t_{delay}$	0
I-WITE WITH DDR DIL CIOCK	16x	$t_{pd_clk} = 0.375 \text{ x } T_s + t_{delay}$	0
2-Wire with DDR bit clock	14x	t_{pd_clk} = 0.857 x T _s + t_{delay}	$\frac{2}{(\text{when } t_{pd_clk} \ge T_s)}$ $\frac{1}{(\text{when } t_{pd_clk} < T_s)}$
2-Wire with SDR bit clock		$t_{pd_clk} = 0.428 \text{ x T}_{s} + t_{delay}$	0
2-Wire with DDR bit clock	16x	$t_{pd_clk} = 0.75 \text{ x } T_s + t_{delay}$	$\frac{1}{(\text{when } t_{pd_clk} \ge T_s)}$ 0 (when $t_{pd_clk} < T_s$)
2-Wire with SDR bit clock		t _{pd_clk} = 0.375 x T _s + t _{delay}	0

Table 27. Clock Propagation Delay for Different Interface Options

(1) Note that the total latency = ADC latency + internal serializer latency. The ADC latency is 12 clock cycles.

Table 28. Timing for 1-Wire Interface

					•						
SERIALIZATION	SAMPLING FREQUENCY	DATA	A SETUP TIN ns	IE, t _{su}	DATA HOLD TIME, t _h ns			t _{delay} ns			
	MSPS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
	65	0.3	0.5		0.4	0.6			F _s ≥ 40 MSPS		
	40	0.65	0.85		0.7	0.9		3	4	5	
14×	20	1.3	1.65		1.6	1.9		F _s < 40 MSPS			
	10	3.2	3.5		3.2	3.6		3	4.5	6	
	65	0.22	0.42		0.35	0.55			F _s ≥ 40 MSPS		
16×								3	4	5	
									F _s < 40 MSPS		
								3	4.5	6	

Table 29. Timing for 2-Wire Interface, DDR Bit Clock

				0						
SERIALIZATION	SAMPLING FREQUENCY	DATA	A SETUP TIN ns	NE, t _{su}	DATA HOLD TIME, t _h ns			t _{delay} ns		
	MSPS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX
	105	0.45	0.65		0.5	0.7			F _s ≥ 45 MSPS	
	92	0.55	0.75		0.6	0.8		2.4	4.4	E 4
14×	80	0.65	0.85		0.7	0.9		3.4	4.4	5.4
	65	0.8	1.1		0.8	1.1		F _s < 45 MSPS		
	40	1.4	1.7		1.5	1.9		3.7	5.2	6.7
	105	0.35	0.55		0.4	0.6			F _s ≥ 45 MSPS	
	92	0.45	0.65		0.5	0.7		2.4		5 4
16×	80	0.55	0.75		0.6	0.8		3.4	4.4	5.4
	65	0.6	0.9		0.7	1			F _s < 45 MSPS	
	40	1.1	1.4		1.3	1.7		3.7	5.2	6.7



SERIALIZATION	SAMPLING FREQUENCY	DATA SETUP TIME, t _{su} ns			DATA HOLD TIME, t _h ns			t _{delay} ns		
	MSPS	MIN	TYP	MAX	MIN	TYP	MAX	MAX MIN TYP	MAX	
	65	0.8	1		1	1.2		F _s ≥ 40 MSPS		
	40	1.5	1.7		1.6	1.8		3.4	4.4	5.4
14×	20	3.4	3.6		3.3	3.5		F _s < 40 MSPS		
	10	6.9	7.2		6.6	6.9		3.7	5	6.7
	65	0.65	0.85		0.8	1.0			F _s ≥ 40 MSPS	
10	40	1.3	1.5		1.4	1.6		3.4	4.4	5.4
16×	20	2.8	3.0		2.8	3.0			F _s < 40 MSPS	
	10	6.0	6.3		5.8	6.1		3.7	5.2	6.7

Table 30. Timing for 2-Wire Interface, SDR Bit Clock

Table 31. Output Jitter (applies to all interface options)

SAMPLING FREQUENCY MSPS	BIT CLC	DCK JITTER, CYCLE ps, peak-peak	-CYCLE	FRAME CLOCK JITTER, CYCLE-CYCLE ps, peak-peak				
	MIN	TYP	MAX	MIN	ТҮР	MAX		
≥ 65		350			75			

SLAS573-FEBRUARY 2008



BOARD DESIGN CONSIDERATIONS

Grounding

A single ground plane is sufficient to give optimum performance, provided the analog, digital, and clock sections of the board are cleanly partitioned. Refer to the EVM User Guide (SLAU196) for board layout schemes.

Supply Decoupling

As the ADS644X already includes internal decoupling, minimal external decoupling can be used without loss in performance. Note that the decoupling capacitors can help to filter external power supply noise, so the optimum number of decoupling capacitors would depend on actual application.

It is recommended to use separate supplies for the analog and digital supply pins to isolate digital switching noise from sensitive analog circuitry. In case only a single 3.3 V supply is available, it should be routed first to AVDD. It can then be tapped and isolated with a ferrite bead (or inductor) with decoupling capacitor, before being routed to LVDD.

Exposed Thermal Pad

It is necessary to solder the exposed pad at the bottom of the package to a ground plane for best thermal performance. For detailed information, see application notes QFN Layout Guidelines(SLOA122A) and QFN/SON PCB Attachment (SLUA271A).



DEFINITION OF SPECIFICATIONS

Analog Bandwidth – The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low frequency value.

Aperture Delay – The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs. This delay will be different across channels. The maximum variation is specified as aperture delay variation (channel-channel).

Aperture Uncertainty (Jitter) - The sample-to-sample variation in aperture delay.

Clock Pulse Width/Duty Cycle – The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine-wave clock results in a 50% duty cycle.

Maximum Conversion Rate – The maximum sampling rate at which certified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted.

Minimum Conversion Rate - The minimum sampling rate at which the ADC functions.

Differential Nonlinearity (DNL) – An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSBs.

Integral Nonlinearity (INL) – The INL is the deviation of the ADC's transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.

Gain Error – The gain error is the deviation of the ADC's actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range. The gain error does not include the error caused by the internal reference deviation from ideal value. This is specified separately as internal reference error. The maximum variation of the gain error across devices and across channels within a device is specified separately.

Offset Error – The offset error is the difference, given in number of LSBs, between the ADC's actual average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into mV.

Temperature Drift – The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree Celsius of the parameter from T_{MIN} to T_{MAX} . It is calculated by dividing the maximum deviation of the parameter across the T_{MIN} to T_{MAX} range by the difference T_{MAX} - T_{MIN} .

Signal-to-Noise Ratio(SNR) is the ratio of the power of the fundamental (PS) to the noise floor power (PN), excluding the power at DC and the first nine harmonics.

$$SNR = 10Log10 \frac{P_S}{P_N}$$
(3)

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

Signal-to-Noise and Distortion (SINAD) – SINAD is the ratio of the power of the fundamental (P_S) to the power of all the other spectral components including noise (P_N) and distortion (P_D), but excluding dc.

$$SINAD = 10Log10 \frac{P_S}{PN + PD}$$
(4)

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

Effective Number of Bits (ENOB) – The ENOB is a measure of a converter's performance as compared to the theoretical limit based on quantization noise.

$$\mathsf{ENOB} = \frac{\mathsf{SINAD} - 1.76}{6.02}$$

Total Harmonic Distortion (THD) – THD is the ratio of the power of the fundamental (P_S) to the power of the first nine harmonics (PD).

Copyright © 2008, Texas Instruments Incorporated

(5)

SLAS573-FEBRUARY 2008

THD = $10Log10\frac{P_S}{PD}$

64



THD is typically given in units of dBc (dB to carrier).

Spurious-Free Dynamic Range (SFDR) – The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).

Two-Tone Intermodulation Distortion – IMD3 is the ratio of the power of the fundamental (at frequencies f1 and f2) to the power of the worst spectral component at either frequency 2f1 - f2 or 2f2 - f1. IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

DC Power Supply Rejection Ratio (DC PSRR) – The DC PSSR is the ratio of the change in offset error to a change in analog supply voltage. The DC PSRR is typically given in units of mV/V.

AC Power Supply Rejection Ratio (AC PSRR) – AC PSRR is the measure of rejection of variations in the supply voltage by the ADC. If Δ Vsup is the change in supply voltage and Δ Vout is the resultant change of the ADC output code (referred to the input), then

 $PSRR = 20Log10 \frac{\Delta Vout}{\Delta Vsup}, \text{ expressed in dBc}$

Voltage Overload Recovery – The number of clock cycles taken to recover to less than 1% error after an overload on the analog inputs. This is tested by separately applying a sine wave signal with 6-dB positive and negative overload. The deviation of the first few samples after the overload (from their expected values) is noted.

Common Mode Rejection Ratio (CMRR) – CMRR is the measure of rejection of variation in the analog input common-mode by the ADC. If Δ Vcm_in is the change in the common-mode voltage of the input pins and Δ Vout is the resultant change of the ADC output code (referred to the input), then

 $CMRR = 20Log10 \frac{\Delta Vout}{\Delta V cm_in}, \text{ expressed in dBc}$

Cross-Talk (only for multi-channel ADC)– This is a measure of the internal coupling of a signal from adjacent channel into the channel of interest. It is specified separately for coupling from the immediate neighboring channel (near-channel) and for coupling from channel across the package (far-channel). It is usually measured by applying a full-scale signal in the adjacent channel. Cross-talk is the ratio of the power of the coupling signal (as measured at the output of the channel of interest) to the power of the signal applied at the adjacent channel input. It is typically expressed in dBc.

TEXAS INSTRUMENTS

www.ti.com

(6)

(8)

(7)

18-Sep-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins P	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ADS6445MRGCTEP	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
V62/08628-01XE	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ADS6445-EP :

• Catalog: ADS6445

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product




PACKAGE MATERIALS INFORMATION


14-Jul-2008

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Pocket Quadrants

*All dimensions are nominal												
Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS6445MRGCTEP	VQFN	RGC	64	250	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2




PACKAGE MATERIALS INFORMATION

14-Jul-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS6445MRGCTEP	VQFN	RGC	64	250	333.2	345.9	28.6



NOTES: Α.

- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994. В. This drawing is subject to change without notice.
- Quad Flatpack, No-leads (QFN) package configuration . C.
- \triangle The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.





THERMAL PAD MECHANICAL DATA


RGC (S-PVQFN-N64)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGC (S-PVQFN-N64)



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated