- **Inputs Are TTL-Voltage Compatible**
- **Flow-Through Architecture to Optimize PCB Layout**
- **Center-Pin V$_{CC}$ and GND Configurations Minimize High-Speed Switching Noise**
- ***EPIC*™ (Enhanced-Performance Implanted CMOS) 1-μm Process**
- **500-mA Typical Latch-Up Immunity at 125°C**
- **Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs**

54ACT11002 . . . J PACKAGE
74ACT11002 . . . D OR N PACKAGE
(TOP VIEW)

```
       _____
1A  [ 1      16 ] 1B
1Y  [ 2      15 ] 2A
2Y  [ 3      14 ] 2B
GND [ 4      13 ] VCC
GND [ 5      12 ] VCC
3Y  [ 6      11 ] 3A
4Y  [ 7      10 ] 3B
4B  [ 8       9 ] 4A
```

54ACT11002 . . . FK PACKAGE
(TOP VIEW)

```
          2B VCC NC VCC 3A
           3   2  1  20 19
       _____
2A  [ 4                18 ] 3B
1B  [ 5                17 ] 4A
NC  [ 6                16 ] NC
1A  [ 7                15 ] 4B
1Y  [ 8                14 ] 4Y
        9  10  11  12  13
        2Y GND NC GND 3Y
```

NC – No internal connection

description

These devices contain four independent 2-input NOR gates. They perform the Boolean functions $Y = \overline{A \cdot B}$ or $Y = \overline{A + B}$ in positive logic.

The 54ACT11002 is characterized for operation over the full military temperature range of −55°C to 125°C. The 74ACT11002 is characterized for operation from − 40°C to 85°C.

logic symbol†

```
        1
1A  ----[        ≥ 1        ]
        16                       2
1B  ----[                   ]----  1Y
        15
2A  ----[                   ]
        14                       3
2B  ----[                   ]----  2Y
        11
3A  ----[                   ]
        10                       6
3B  ----[                   ]----  3Y
        9
4A  ----[                   ]
        8                        7
4B  ----[                   ]----  4Y
```

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, J, and N packages.

logic diagram (positive logic)

```
1A ----|
        )o---- 1Y
1B ----|

2A ----|
        )o---- 2Y
2B ----|

3A ----|
        )o---- 3Y
3B ----|

4A ----|
        )o---- 4Y
4B ----|
```

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

TEXAS INSTRUMENTS

SCAS003A – D2957, JUNE 1987 – REVISED APRIL 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} .... − 0.5 V to 6 V
Input voltage range, V_I (see Note 1) .... −0.5 V to V_{CC} + 0.5 V
Output voltage range, V_O (see Note 1) .... − 0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} (V_I < 0 or V_I > V_{CC}) .... ± 20 mA
Output clamp current, I_{OK} (V_O < 0 or V_O > V_{CC}) .... ± 50 mA
Continuous output current, I_O (V_O = 0 to V_{CC}) .... ± 50 mA
Continuous current through V_{CC} or GND .... ± 100 mA
Storage temperature range .... − 65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		54ACT11002		74ACT11002		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current		−24		−24	mA
I_{OL}	Low-level output current		24		24	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V
T_A	Operating free-air temperature	−55	125	− 40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	T_A = 25°C			54ACT11002		74ACT11002		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V_{OH}	I_{OH} = − 50 μA	4.5 V	4.4			4.4		4.4		V
		5.5 V	5.4			5.4		5.4		
	I_{OH} = − 24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
	I_{OH} = − 50 mA‡	5.5 V				3.85				
	I_{OH} = − 75 mA‡	5.5 V						3.85		
V_{OL}	I_{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
		5.5 V			0.1		0.1		0.1	
	I_{OL} = 24 mA	4.5 V		0.36	0.5		0.5		0.44	
		5.5 V		0.36	0.5		0.5		0.44	
	I_{OL} = 50 mA‡	5.5 V					1.65			
	I_{OL} = 75 mA‡	5.5 V							1.65	
I_I	V_I = V_{CC} or GND	5.5 V			± 0.1		± 1		± 1	μA
I_{CC}	V_I = V_{CC} or GND, I_O = 0	5.5 V			4		80		40	μA
ΔI_{CC}§	One input at 3.4 V, Other inputs at GND or V_{CC}	5.5 V			0.9		1		1	mA
C_i	V_I = V_{CC} or GND	5 V		3.5						pF

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

switching characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25°C$			54ACT11002		74ACT11002		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A or B	Y	1.5	6.1	9.4	1.5	11.3	1.5	10.6	ns
t_{PHL}			1.5	5.3	7.8	1.5	9.5	1.5	8.7	

operating characteristics, V_{CC} = 5 V, $T_A = 25°C$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per gate	C_L = 50 pF, f = 1 MHz	29	pF

PARAMETER MEASUREMENT INFORMATION

LOAD CIRCUIT

VOLTAGE WAVEFORMS

NOTES: A. C_L includes probe and jig capacitance.
B. Input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r = 3 ns, t_f = 3 ns.
C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265