
	<u></u>										RE	VISI	ONS	 3												
LTR	<del></del>						1	DESC	RIP	ΠON									DAT	E (YR	-MO-I	DA)	A	PPRO	OVED	
		•																1				ヿ			-	
																		ı				ŀ				
REV																					L	_				
SHEET								_							Щ			L	<u> </u>	_	<u> </u>	_				Ш
REV				_					<u> </u>	<u> </u>	-	ļ		_	Н	_	├-		-	-	L	⊢			$\vdash$	Н
SHEET		4	لِـــ	<u>.                                    </u>	L				dash	<u> </u>	<u> </u>	-		_	$\vdash$	<u> </u>	$\vdash$	<u> </u>	-	$\vdash$	_	-	-	Н	┝╼┥	$\vdash$
REV STA		-	RE	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
DINO			JA			<u> </u>	PARE	L		ئيا	ٿ		لــّـا	Ť	لٽ		1		<u> </u>	<u>_</u> _		L			لٽت	Щ
PMIC N/	<b></b>									بطا		co	o			DEF	FENS							NTE	R	
STAN	DAF	RDI	ZE	D		CHE	CKE	D BY	R					7				DA	YTO	n, Ol	tiO 4	5444	<b>,</b>			
M	ILIT/	۱R	Y		I		(a			ام	<u>~</u>	<u> </u>	_	-[	MICR	OCI	RCUI RED	TS,	DIG	ITAI	., C	MOS	, 2K	x 8	ON.	
DF	RAW	'IN	G			АР				A	2	6			NL UI	J16	NED	J 7 L	NOF	, 111	,,,UL				J.,	
THIS DRA	AWING	IS A	/AIL/	ABLE	<u>.</u> 1	DR/	WIN	G AP	PROV	Ko	ATE.			†	SIZE	T	(	AGE	CODE		T					~
AND A	AGENC	ES C	)F Th	ŀΕ	ı	_	Sep	_		1988	3				A		6	372	268	}		59	02	<b>-</b> 67	752	29
DEPART		UP L	/CrE	149E	ĺ	REV	'ISIO!	N LEV	EL.							SHE	ET		1		OF		2	0		
					1									┸										-		

DESC FORM 193 SEP 87

 $\bullet$  U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60911  $5962\!-\!E289$ 

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.



Must withstand the add  $P_D$  due to short circuit test, e.g.,  $\bar{I}_{OS}$ . Maximum junction temperature may be increased to +175°C during burn-in and steady-state life.

**STANDARDIZED** SIZE Α 5962-87529 MILITARY DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444

DESC FORM 193A **SEP 87** 

### 2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

**STANDARD** 

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
  - REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
  - 3.2.1 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
  - 3.2.2 <u>Truth table</u>. The truth table shall be as specified on figure 2.
- 3.2.2.1 <u>Unprogrammed or erased devices</u>. The truth table for unprogrammed devices shall be as specified on figure 2.
- 3.2.2.2 <u>Programmed devices</u>. The requirements for supplying programmed devices are not part of this drawing.
  - 3.2.3 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- $3.4\,$  Marking. Marking shall be in accordance with MIL-STD-883 (see  $3.1\,$  herein). The part shall be marked with the part number listed in  $1.2\,$  herein. In addition, the manufacturer's part number may also be marked as listed in  $6.4\,$  herein.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>		5962-87529
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904

Test	    Symbol	-55°C <	nditions T <sub>C ≤</sub> +125°C	  Group A	Device	   Lim	fts	Unit
	]   	GND	= 0 <b>V</b>	subgroups    d	types	Min	Max	   
Input leakage current	IIX	V <sub>IN</sub> = 5.5 V	and GND	1,2,3	All	-10	+10	!   μ <b>Α</b>
Output leakage $\frac{1}{2}$	ILO	  V <sub>OUT</sub> = 5.5 V   output dis	and GND abled	1,2,3	A11		±40	μA
Operating supply current (active)	Icc	  E/E <sub>S</sub> = V <sub>IL</sub> ,  addresses cyc  0 V and 3 V.	INIT = V <sub>IH</sub> , cling between f = 1/2t <sub>pwc</sub>	1,2,3	A11	i   	     120 	     mA 
Input low voltage 2/	VIL	V <sub>CC</sub> = 4.5 V a	and 5.5 V	1,2,3	A1 1	   	0.8	V
Input high voltage 2/	V <sub>IH</sub>	V <sub>CC</sub> = 4.5 V a	and 5.5 V	1,2,3	All	2.0		٧
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = 4.5 V,	V <sub>IH</sub> = 2.0 V V <sub>IL</sub> = 0.8 V	1,2,3	All	     	0.4	٧
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4 mA,   V <sub>CC</sub> = 4.5 V,	V <sub>IH</sub> = 2.0 V V <sub>IL</sub> = 0.8 V	1,2,3	A11	2.4		٧
Output short circuit current 3/4/	108	V <sub>O</sub> = GND		1,2,3	All	-20	-90	mA
Input capacitance 4/	CIN	  f = 1.0 MHz  T <sub>C</sub> = +25°C,	V <sub>IN</sub> = 0 V	4	A11	   	5	pF
Output capacitance 4/	C <sub>OUT</sub>	Tsee 4.3.1d  V <sub>CC</sub> = 5.5 V 	V <sub>OUT</sub> = 0 V	     		]   	8	
Address setup to	t <sub>SA</sub>	  See figures 3  as applicable	3 and 4	9,10,11	01	45		ns
clock high		ias applicable   T	•		02	35		
Address hold from   clock high	t <sub>HA</sub>	   	· · · · · · · · · · · · · · · · · · ·	9,10,11	01,02	0		ns
ee footnotes at end of	f table.							
STANDARI			SIZE A					
MILITARY DI	~ ALA## =	^ <u> </u>	A !		E05'	2-87529	ì	

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988---550-54

TA	BLE I. E	Electrical performance character	ristics - C	ontinued.			
Test	  Symbol	Conditions -55°C < T <sub>C</sub> < +125°C	Group A	Device	Lim	its	Unit
		GND = Ö V 4.5 V < V <sub>CC</sub> < 5.5 V unless otherwise specified	subgroups	types	Min	Max	]   
Clock high to valid output	tco	  See figures 3 and 4  as applicable	9,10,11	01	 	25	ns
·	<u> </u>	1	<u>i</u>	02	<u> </u>	15	<u> </u>
Clock pulse width 4/	tpwc		9,10,11	01, 02	20		ns
$(\overline{E}_S)$ setup to clock high $\frac{4}{4}$	t <sub>SE</sub> s		9,10,11	01, 02	15		ns
(E <sub>S</sub> ) hold from clock high <u>4</u> /	t <sub>HE</sub> S	†	9,10,11	01, 02	5	     	ns
Delay from INIT to	t <sub>DI</sub>	Ţ	9,10,11	01		35	ns
valid output <u>4</u> /	i			02		20	] <b>!</b>
INIT recovery to clock high 4/	t <sub>RI</sub>		9,10,11	01,02	20		ns
INIT pulse width $\frac{4}{}$	tpWI	† !	9,10,11	01	25		ns
	į					]	
	<del></del>	<u> </u>	<u> </u>	02	20	1	
Valid output from clock high 4/5/!	tcos		9,10,11	01	<u> </u>	30	ns
		j	i j	02	i i	20	

See footnotes at end of table.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-87529

REVISION LEVEL
SHEET

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547

Test	  Symbol	Conditions -55°C < T <sub>C</sub> < +125°C GND = 0 V	  Group A	Device	i Lim	Unit	
		GND = 0 V 4.5 V < V <sub>CC</sub> < 5.5 V unless otherwise specified	subgroups   	types	Min	Max	
Inactive output from	tHZC	See figures 3 and 4	9,10,11	01		30	ns
clock high <u>4/ 5/ 6</u> /	<u> </u>	las applicable		02	<u> </u>	20	<u> </u>
Valid output from	t <sub>DOE</sub>		9,10,11	01		30	ns
E low 4/ 7/	! 	<u> </u>	<u> </u>	02	<u> </u>	20	! 
Inactive output from	t <sub>HZE</sub>		9,10,11	01		30	ns
E high 4/6/7/	1 		! 	02	1	!   20	! 

 $\underline{\mathbf{1}}/$  For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.

2/ These are absolute voltages with respect to device ground pin and include all overshoots due to system or tester noise.

3/ For test purposes, not more than one output at a time should be shorted. Short-circuit test duration should not exceed 30 seconds.

4/ This parameter tested initially and after any design or process changes which could affect this parameter, therefore, shall be guaranteed to the limits specified in table I.
5/ Applies only when the synchronous (E<sub>S</sub>) function is used.
6/ Transition is measured at steady-state high level -500 mV or steady-state low level +500 mV on

the output from the 1.5 V level on the input with loads shown on figure 3B.

7/ Applies only when the asynchronous (E) function is used.

STANDARDIZED MILITARY DRAWING DESENSE SI ECTRONICS SUPPLY CENTER	SIZE A		Ę		5962-87529	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	·		REVISION LEVEL	•	SHEET	6

DESC FORM 193A SEP 87

**★ U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547** 

- 3.5 Processing EPROMS. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.5.1 Erasure of EPROMS. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.5.
- 3.5.2 <u>Programmability of EPROMS</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.6.
- 3.5.3 <u>Verification of erasure of programmed EPROMS</u>. When specified, devices shall be verified as either programmed to a specified program, or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
  - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening.</u> Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-863.
    - Test condition C or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
    - (2)  $T_A = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
  - c. The percent defective allowable (PDA) shall be as specified in MIL-M-38510.
  - d. A data retention stress shall be included as part of the screening procedure and shall consist of the following steps:

STANDARDIZED MILITARY DRAWING	size A		5962-83	7529
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET	τ 7

DESC FORM 193A

SEP 87

# U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

# Margin test method A.

- (1) At  $\pm 25\,^{\circ}$ C, program greater than 95 percent of the bit locations, including the slowest programming cell. The remaining bits shall provide a worse case speed pattern.
- (2) Bake, unbiased, for 72 hours at  $+140^{\circ}$ C, for 32 hours at  $+150^{\circ}$ C, or for 8 hours at
- (3) At  $\pm 25^{\circ}$ C, perform a margin test using  $V_{m} = \pm 4.0 \text{ V}$  to loose timing (i.e.,  $T_{AA}$ =  $1 \mu s$ ).
- (4) Perform dynamic burn-in in accordance with 4.2a.
- (5) At +25°C, perform a margin test using  $V_m = +4.0 \text{ V}$ .
- (6) Perform electrical test in accordance with 4.2b.
- (7) Erase in accordance with 3.5.1. Devices may be submitted to quality conformance inspection.
- (8) Verify erasure in accordance with 3.5.3.

TABLE II. Electrical test requirements. 1/2/3/4/5/

   MIL-STD-883 test requirements 	Subgroups   (per method     5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*,2,3,7*,8,9, 10,11
Group A test requirements (method 5005)	1,2,3,4**,7***, 8***,9,10,11
   Groups C and D end-point   electrical parameters (method 5005)	   2,3,7,8

- \* PDA applies to subgroups 1, 7, and 9 (see 4.2c).
- 2/ \*\* See 4.3.1d. 3/ \*\*\*See 4.3.1e.
- \*\*\*See 4.3.1e.
- 4/ Any subgroups at the same temperature may be
- combined when using a multifunction tester.

  5/ For all electrical tests, the device shall be programmed to the pattern specified.

STANDARDIZED SIZE A MILITARY DRAWING 5962-87529 DEPENSE ELECTRONICS SUPPLY CENTER **REVISION LEVEL** SHEET DAYTON, OFFIO 45444

DESC FORM 193A SEP 87

**☆ U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904** 

- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
  - 4.3.1 Group A inspection.
    - a. Tests shall be as specified in table II herein.
    - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
    - c. All devices selected for testing shall be programmed with a checkerboard pattern, or equivalent. After completion of all testing, the devices shall be erased and verified except devices being submitted to groups B, C, and D testing.
    - d. Subgroup 4 ( $C_{\mbox{IN}}$  and  $C_{\mbox{OUT}}$  measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance.
    - e. As a minimum, subgroups 7 and 8 shall consist of verifying the EPROM pattern specified.
- 4.3.2 Groups C and D inspections.
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
    - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
    - (2)  $T_A = +125^{\circ}C$ , minimum.
    - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
  - c. All devices submitted for testing shall be programmed with a checkerboard pattern, or equivalent. After completion of all testing, the devices shall be erased and verified.
- 4.4 <u>Electrostatic discharge sensitivity inspection</u>. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015 and MIL-M-38510. The option to categorize devices as ESD sensitive without performing the test is not allowed. Only those device types that pass ESDS testing at 1,000 volts or greater shall be considered as conforming to the requirements of this drawing. ESDS testing shall be measured only for initial inspection and after process or design changes which may affect ESDS classification.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-87529
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET

DESC FORM 193A

**SEP 87** 

★ U. S. GOVERNMENT PRINTING OFFICE: 1988---549-904

- 4.5 Erasing procedure. The recommended erasure procedure for the device is exposure to shortwave ultraviolet light which has a wavelength of 2537 angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 25 Ws/cm². The erasure time with this dosage is approximately 35 minutes using an ultraviolet lamp with a 12000  $_{\rm L}$ W/cm² power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose the device can be exposed to without damage is 7258 Ws/cm² (1 week at 12000  $_{\rm L}$ W/cm²). Exposure of device to high intensity UV light for long periods may cause permanent damage.
- 4.6 Programming procedure method A. The programming characteristics in table III and the following procedures shall be used for programming the device:
  - a. An unprogrammed device contains neither ones nor zeros because of the differential cell used for high speed. To verify that a PROM is unprogrammed, use the two blank check modes provided on figure 2, method A. As the unprogrammed device contains neither ones nor zeros, it is neccessary to program both ones and zeros.
  - b. Programming is accomplished by applying power to the device with pins CP,  $E/E_S$ , and INIT at  $V_{IHP}$ .
  - c. In accordance with figure 4A, method A, take pin  $\overline{\mbox{INIT}}$  to  $\mbox{Vpp}$ . The device is now in the program inhibit mode of operation with the output lines in a high impedance state.
  - d. In accordance with figure 4A, method A, address, program, and verify one byte of data.
  - e. Repeat this procedure for each location to be programmed.
  - f. If the "brute force" programming method is used, the pulse width of the program pulse should be 10 ms, and each location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.
  - g. If the intelligent programming technique is used (figure 5, method A), the program pulse width should be  $100~\mu s$ . Each location is ultimately programmed and verified until it verifies correctly up to and including 4 times. When the location verifies, one or more additional programming pulses should be applied of duration equal to 24 times the sum of the previous programming pulses before advancing to the next address to repeat the process.
- 4.6.1 Programming the initialize byte. The initialize byte in the erased state is "0" or low. This byte is programmed (figure 4B) by the addition of  $V_{\rm PP}$  to  $A_1$ , and  $V_{\rm ILP}$  on  $A_2$ . Verification of the initialize byte is accomplished by performing an initialize function.
  - 4.6.2 Programming synchronous enable.
    - The device is delivered in an asynchronous mode of operation and requires programming for synchronous operation only.
    - b. In accordance with figure 4C address the synchronous enable byte by applying Vpp to  $A_1$ , and  $V_{IHP}$  on  $A_2$ .
    - c. Programming the cell is accomplished with a 10 ms program pulse on pin CP but does not require any data as there is no choice as to how synchronous enable may be programmed, only if it is to be programmed.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-87529	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET	

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904

Terminal connections Device 01-02 Case L, K 3 Terminal number 1 **A**7 NC 2 **A6 A**7 3 **A**5 **A6** A4 **A**5 5 A<sub>3</sub> **A**4 A3 6 A<sub>2</sub> 7  $\mathbf{A}_{\mathbf{1}}$ A2 8 A<sub>0</sub> A<sub>1</sub> 9 00 Α0 10 01 NC 11 02 00 12 GND 01 13 03 02 14 04 GND 15 05 NC 16 06 03 17 07 04 18 CP 05 E/Es 19 06 INIT 20 07 21 NC A<sub>10</sub> 22 A9 CP 23 Ē/Ēs 8 24 INIT V<sub>CC</sub> 25 A<sub>10</sub> 26 A9 27 8A 28 VCC FIGURE 1. Terminal connections. SIZE A 5962-87529 **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET 11

DESC FORM 193A SEP 87

**STANDARDIZED** 

**MILITARY DRAWING** 

DAYTON, OHIO 45444

\$\text{description} \text{U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913}

İ			Pin fun	ction			
Mode ∫	Read or output disable	A <sub>2</sub>	CP	Ē/Ēs	ĪNIT	A <sub>1</sub>	Outputs
! ! !	Other	A <sub>2</sub>	PGM	   VFY 	V <sub>PP</sub>	A <sub>1</sub>	Outputs
Read 2	<u>!</u> / <u>3</u> /	i X	   X 	۷ <sub>IL</sub>	AIH	X	Data out
Output	disable <u>5</u> /	X	X	AIH	ν <sub>IH</sub>	X	High Z
Program	1 1/4/	X	VILP	VIHP	V <sub>PP</sub>	x	Data in
rogram	verify <u>1</u> / <u>4</u> /	   X 	V <sub>IHP</sub>	V <sub>ILP</sub>	V <sub>PP</sub>	X	Data out
rogram	inhibit <u>1</u> / <u>4</u> /	X	I VIHP	ν <sub>ΙΗΡ</sub>	V <sub>PP</sub>	x	High Z
Intelli	gent program <u>1/ 4</u> /	   X 	I V <sub>ILP</sub>	VIHP	V <sub>PP</sub>	X	Data in
rogram	synch enable 4/	   A <sup>IHb</sup>	VILP	VIHP	Vpp	V <sub>PP</sub>	High Z
rogram	initial byte 4/	VILP	VILP	VIHP	Vpp	Vpp	Data in
lank c	heck ones <u>1</u> / <u>4</u> /	l X	V <sub>PP</sub>	V <sub>ILP</sub>	V <sub>ILP</sub>	X I	Ones
lank c	heck zeros <u>1/4/</u>	l X	Vpp	V <sub>IHP</sub>	VILP	X	Zeros


- 1/X = Don't care, but not to exceed  $V_{pp}$ .
- 2/ During read operation, the output latches are loaded on a "0" to "1" transition of CP.
- 3/ In the synchronous mode, pin  $\overline{\rm E}_{\rm S}$  must be low prior to the "0" to "1" transition on CP that loads the register.
- $\underline{4}$ / During programming and verification, all unspecified pins to be at  $V_{\mathrm{ILP}}$ .
- 5/ In the synchronous mode, pin  $\vec{E_S}$  must be high prior to the "0" to "1" transition on CP that loads the register.

FIGURE 2. Truth table.

# STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-87529 REVISION LEVEL SHEET 12


DESC FORM 193A SEP 87

\$U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913




NOTE: (Minimum) including jig and scope

FIGURE 3A. Output load circuit ( $C_L = 50$  pF) or equivalent.




NOTE: (Minimum) including jig and scope

FIGURE 3B. Output load circuit  $(C_L = 5 pF)$  or equivalent.



DESC FORM 193A SEP 87

☆U.S. GOVERNMENT PRINTING OFFICE: 1987 748-129-609L



1. Ensure that adequate decoupling capacitance is employed accross the device  $V_{CC}$  and ground terminals. Multiple capacitors are recommended, including a 0.1  $\mu F$  or larger capacitor and a 0.01  $\mu F$  or smaller capacitor, placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.

Do not leave any inputs disconnected (floating) during any tests.
Do not attempt to perform threshold tests under ac conditions. Large amplitude fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

Output levels are measured at 1.5 V reference levels.


Transition is measured at steady-state HIGH level -500 mV or steady-state LOW level +500 mV on output from the 1.5 V level on inputs with load shown on figure 3B.

Tests are performed with rise and fall times of 5 ns or less.

See figure 3A for all switching characteristics except  $t_{\mbox{HZC}}$  and  $t_{\mbox{HZE}}$ .


See figure 3B for  $t_{HZC}$  and  $t_{HZC}$ . All device test loads should be located within 2 inches of device outputs.

FIGURE 4. Switching waveforms - Continued.





DESC FORM 193A SEP 87

会US, GOVERNMENT PRINTING OFFICE: 1967 748-129-6090



Powered by ICminer.com Electronic-Library Service CopyRight 2003





DESC FORM 193A SEP 87

**☆U.S. GOVERNMENT PRINTING OFFICE: 1987** 748-129-60913

TABLE III. Programming characteristics for method A. Conditions T<sub>C</sub> = +25 °C ±5 °C V<sub>CC</sub> = 5.0 V ±0.5 V, V<sub>PP</sub> = 13.5 V ±0.5 V Parameter Symbol Limits Unit Min Max Programming voltage 1/ 13.0 14.0 I V<sub>PP</sub> ٧ Supply voltage VCCP 4.75 5.25 ٧ Input high voltage VIHP 3.0 ٧ Input low voltage 0.4 VILP ٧ Output high voltage VOH 2/ 2.4 ٧ Output low voltage 2/ VOL 0.4 ٧ Programming supply current IPP 50.0 mΑ Programming pulse width 3/ tpp 100 10,000 μS Address setup time 1.0 tas ns Data setup time tos 1.0 μS Address hold time ! t<sub>AH</sub> 1.0 μS Data hold time t<sub>DH</sub> 1.0 μS Vpp rise and fall time 3/ 1.0 t<sub>R</sub>, t<sub>F</sub> μS Delay to verify tyD 1.0 ns Verify pulse width typ 2.0 μS See footnotes at end of table. SIZE **STANDARDIZED** A **MILITARY DRAWING** 5962-87529 **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 18

DESC FORM 193A SEP 87

# U. S. GOVERNMENT PRINTING OFFICE: 1988--549-90

Parameter	Symbol	Conditions $T_C = 25 C \pm 5 C$	j L	Unit	
		VCC = 5.0 V ±0.5 V, Vpp = 13.5 V ±0.5 V	Min	Max	
Verify data valid	t <sub>DV</sub>			1.0	μS
Verify high to high Z	t <sub>DZ</sub>			1.0	ns

 $V_{CCP}$  must be applied prior to  $V_{PP}$ .

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

## 6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-87529
		REVISION LEVEL	SHEET

DESC FORM 193A SEP 87

**☆ U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904** 

During verify operation.
 Measured at 10 percent and 90 percent points.

6.4 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor     CAGE     number	Vendor similar part number 1/
5962-8752901LX	65786 66579	CY7C245-45WMB WS57C45-45TMB
5962-8752901KX	65786 66579	CY7C245-45TMB WS57C45-45FMB
5962-8752 <b>9</b> 013X	65786 66579	CY7C245-45QMB WS57C45-45CMB
5962-875290 <b>2L</b> X	65786 66579	CY7C245-35WMB WS57C45-35TMB
5962-8752902KX	65786 66579	CY7C245-35TMB WS57C45-35FMB
5962-87529023X	65786 66579	CY7C245-35QMB WS57C45-35CMB

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address
65786	Cypress Semiconductor Corporation 3901 North First Street San Jose, CA 95134
66579	WaferScale Intetration Incorporated 47280 Kato Road Freemont CA 94538

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYFON, OHIO 45444

SIZE
A
5962-87529

REVISION LEVEL
SHEET
20

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

011894 \_ \_ \_